

Voltage Comparators

LM139A/LM239A/LM339A low offset voltage quad comparators

general description

The LM139A series consists of four independent precision voltage comparators with an offset voltage specification of 2 mV max. for all four comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139A series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM339A will directly interface with MOS logic—where the low power drain of the LM339A is a distinct advantage over standard comparators.

advantages

- High precision comparators
- Reduced V_{OS} drift over temperature

- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

features


- Wide single supply Voltage range
- $2 V_{DC}$ to 36 V_{DC} ±1 V_{DC} to ±18 V_{DC}
- Very low supply current drain (0.8 mA) independent of supply voltage (1 mW/comparator at +5 V_{DC})
- Low input biasing current

or dual supplies

- 35 nA 3 nA
- Low input offset current and maximum offset voltage
- 3 nA 2 mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage
- 1 mV at $5 \mu \text{A}$ 70 mV at 1 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

Dual-In-Line and Flat Package

schematic and connection diagrams




OUTPUT 3 OUTPUT 4 GNO NRPUT 4- INPUT 3- INPUT 3-

Order Number LM139AF
See Package 4
Order Number LM139AD, LM239AD or LM339AD
See Package 1


TOP VIEW

Order Number LM339AN See Package 22

typical applications $(V^+ = 5.0 V_{DC})$



Basic Comparator



1/4 (M339A 104 1/4 DM54XX 1/4 DM54XX 1/4 DM54XX

Driving TTL

absolute maximum ratings

Supply Voltage, V+

36 VDC or ±18 VDC

Differential Input Voltage Input Voltage

36 V_{DC}

Power Dissipation (Note 1)

-0.3 V_{DC} to +36 V_{DC}

Molded DIP (LM339AN)

570 mW

Cavity DIP (LM139AD, LM239AD, and LM339AD)

800 mW

Flat Pack (LM139AF) Output Short-Circuit to GND (Note 2)

Continuous

900 mW

Input Current (VIN < -0.3 VDC) (Note 3)

Operating Temperature Range

LM339A LM239A

0°C to +70°C -25°C to +85°C

50 mA

LM139A

-55°C to +125°C

Storage Temperature Range Lead Temperature (Soldering, 10 seconds)

-65°C to +150°C 300°C

electrical characteristics (V+ = +5.0 V_{DC}, see Note 4)

PARAMETER	CONDITIONS	LM139A			LM239A, LM339A			
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	T _A = +25°C (Note 9)		±1	±2.0		±1	±2.0	mVoc
Input Bias Current (Note 5)	$I_{IN(+)}$ or $I_{IN(-)}$ with Output in Linear Range, $T_A = +25^{\circ}C$		25	100		25	250	nApc
Input Offset Current	$I_{1N(+)} = I_{1N(-)}, T_A = +25^{\circ}C$		±3	±25		±5	±50	nA _{DC}
Input Common-Mode Voltage Range (Note 6)	T _A = +25°C	0		V ⁺ 1,5	0		V ⁺ -1.5	V _{DC}
Supply Current	$R_L = \infty$ on all Comparators $T_A = +25^{\circ}C$		8.0	2.0		8.0	2.0	mA _{DC}
Voltage Gain	$R_L \ge 15 \text{ k}\Omega$, $T_A = +25^{\circ}\text{C}$, $V^+ = 15 \text{ V}_{DC}$ (To Support Large V_O Swing)	50	200		50	200		V/mV
Large Signal Response Time	V_{IN} = TTL Logic Swing, V_{REF} = +1.4 V_{DC} , V_{R_L} = 5 V_{DC} , R_L = 5.1 k Ω and T_A = +25° C		300			300		ns
Response Time (Note 7)	$V_{R_L} = 5 V_{DC}$ and $R_L = 5.1 k\Omega$, $T_A = +25^{\circ}C$		1.3			1.3		μς
Output Sink Current	$V_{1N(-)} \ge +1 \ V_{DC}, \ V_{1N(+)} = 0,$ and $V_0 \le +1.5 \ V_{DC}, \ T_A = +25^{\circ}C$	6.0	16		6.0	16		mA□c
Saturation Voltage	$V_{IN(-)} \ge +1 V_{DC}$, $V_{IN(+)} = 0$, and $I_{SINK} \le 4$ mA, $T_A = +25^{\circ}C$		250	500		250	500	mV _{⊡C}
Output Leakage Current	$V_{1N(+)} \ge +1 \ V_{DC}, \ V_{1N(-)} = 0$ and $V_{O} = 5 \ V_{DC}, \ T_{A} = +25^{\circ}C$		0.1			0.1		nA _{DC}
Input Offset Voltage	(Note 9)			4.0			4.0	mV _{DC}
Input Offset Current	I _{IN(+)} - I _{IN(-)}			±100			±150	nA⊳c
Input Bias Current	$l_{IN(+)}$ or $l_{IN(-)}$ with Output in Linear Range			300			400	nA _{DC}
Input Common-Mode Voltage Range		0		V ⁺ ~2.0	0		V ⁺ -2.0	VDC
Saturation Voltage	$V_{IN\{-\}} \ge +1 \ V_{DC}$, $V_{IN\{-\}} = 0$ and $I_{SINK} \le 4 \ mA$			700			700	mVpc
Output Leakage Current	$V_{IN(+)} \ge +1 \ V_{DC}, \ V_{IN(-)} = 0$ and $V_{O} = 30 \ V_{DC}$			1.0			1.0	μАрс
Differential Input Voltage (Note 8)	Keep all V_{iN} 's $\geq 0 V_{DC}$ (or V^- , if used)			V ⁺			V ⁺	Vpc

Note 1: For operating at high temperatures, the LM339A must be derated based on a +125°C maximum junction temperature and a thermal resistance of +175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM239A and LM139A must be derated based on a +150°C maximum junction temperature. The low bias dissipation and the ON-OFF contenties the objects the chip dissipation very small (Pd < 100 mW), provided the output transistors are allowed to saturate.

Note 2: Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of V

Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V^{T} voltage level for to ground for a large overdrivel for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was

Note 4: These specifications apply for V^+ = +5 V_DC and -55 $^\circ$ C \leq TA \leq +125 $^\circ$ C, unless otherwise stated. With the LM239A all temperature specifications are limited to -25 $^\circ$ C \leq TA \leq +85 $^\circ$ C and the LM339A temperature specifications are limited to 0 $^\circ$ C \leq TA \leq +70 $^\circ$ C.

Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.


Note 6: The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V^+ =1.5V, but either or both inputs can go to +30 VDC without damage.


Note 7: The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance characteristics section.


Note 8: If the voltage applied to any input exceeds V^+ , all four comparator outputs will go to the high voltage level. The low input voltage state must not be less than -0.3 V_{DC} (or 0.3 V_{DC} below the magnitude of the negative power supply, if used).

Note 9: At output switch point, $V_0 \cong 1.4 \text{ V}_{DC}$, $R_S = 0.0$ with V^+ from 5 V_{DC} to 30 V_{DC} ; and over the full input common mode range (0 V_{DC}) to $V_0^+ = 1.5 \text{ V}_{DC}$.

typical performance characteristics








Input Overdrives - Negative Transition 6.0 5 mV = INPUT OVERDRIVE OUTPUT VOLTAGE, Vo (V) 5.0 4.D 3.0 2.0 188 1.0 INPUT VOLTAGE, V_{IN} (mV) 0 0 -50 -100 0.5 1.0 1.5 TIME (us

Response Time for Various



application hints

The LM139A is a high gain, wide bandwidth device; which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to < 10 k Ω reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause inputoutput oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be grounded.

The bias network of the LM139A establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 2 $V_{\rm DC}$ to 30 $V_{\rm DC}$.

It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V $^+$ without damaging the device (see Note 8). Protection should be provided to prevent the input voltages from going negative more than $-0.3~V_{DC}$ (at 25° C). An input clamp diode can be used as shown in the applications section.

The output of the LM139A is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V⁺ terminal of the LM139A package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V^+) and the β of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60Ω r_{sat} of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.