



# Quad channel high-side driver with CurrentSense analog feedback for automotive applications



PowerSSO-16

## Features

Max transient supply voltage	$V_{CC}$	40 V
Operating voltage range	$V_{CC}$	4 to 28 V
Typ. on-state resistance (per Ch)	$R_{ON}$	100 m $\Omega$
Current limitation (typ)	$I_{LIMH}$	15 A
Stand-by current (max)	$I_{STBY}$	0.5 $\mu$ A
Minimum cranking supply Voltage ( $V_{CC}$ decreasing)	$V_{USD\_cranking}$	2.85 V

- AEC-Q100 qualified 
- Extreme low voltage operation for deep cold cranking applications (compliant with LV124, revision 2013)
- General
  - Quad channel smart high-side driver with CurrentSense analog feedback
  - Very low standby current
  - Compatible with 3 V and 5 V CMOS outputs
- CurrentSense diagnostic functions
  - Analog feedback of load current with high precision proportional current mirror
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
  - OFF-state open-load detection
  - Output short to  $V_{CC}$  detection
  - Sense enable/disable
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients
  - Configurable latch-off on overtemperature or power limitation
  - Loss of ground and loss of  $V_{CC}$
  - Reverse battery with external components
  - Electrostatic discharge protection

Datasheet Directory

Product status	
VNQ7E100AJ	
Product summary	
Order code	VNQ7E100AJTR
Package	PowerSSO-16
Packing	Tape and reel

## Applications

- Automotive resistive, inductive and capacitive loads
- Protected supply for ADAS systems: radars and sensors
- Automotive lamps

## Description

The device is a quad channel high-side driver manufactured using ST proprietary VIPower® M0-7 technology and housed in a PowerSSO-16 package. The device is designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, providing protection and diagnostics.


The device integrates advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown with configurable latch-off.

A  $\overline{\text{FaultRST}}$  pin unlatches the output in case of fault or disables the latch-off functionality.

A multiplexed current sense pin delivers high precision proportional load current sense in addition to the detection of overload and short circuit to ground, short to  $V_{CC}$  and off-state openload.

A sense enable pin allows OFF-state diagnosis to be disabled during the module low-power mode as well as external sense resistor sharing among similar devices.


# 1 Block diagram and pin description

**Figure 1. Block diagram**


GADG1003171112PS

**Table 1. Pin functions**

Name	Function
V <sub>CC</sub>	Battery connection.
OUTPUT <sub>0,1,2,3</sub>	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT <sub>0,1,2,3</sub>	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. They control output switch state.
CS	Analog current sense output pin delivers a current proportional to the load current.
SEn	Active high, compatible with 3 V and 5 V CMOS outputs input pin; it enables the CS diagnostic pin.
SEL <sub>0,1</sub>	Active high, compatible with 3 V and 5 V CMOS outputs input pin; They address the CS multiplexer.
$\overline{\text{FaultRST}}$	Active low, compatible with 3 V and 5 V CMOS outputs input pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart mode.

**Figure 2. Configuration diagram (top view)**



GAPGCF00632

**Table 2. Suggested connections for unused and not connected pins**

Connection / pin	CS	N.C.	Output	Input	SEn, SELx, $\overline{\text{FaultRST}}$
Floating	Not allowed	X <sup>(1)</sup>	X	X	X
To ground	Through 1 kΩ resistor	X	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

1. X: do not care.

## 2 Electrical specification

**Figure 3. Current and voltage conventions**


GADG0704171646PS

Note:  $V_{Fn} = V_{OUTn} - V_{CC}$  during reverse battery condition.

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 3. Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in the table below for extended periods may affect device reliability.

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	DC supply voltage	38	V
$-V_{CC}$	Reverse DC supply voltage	0.3	
$V_{CCPK}$	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40 V; $R_L = 4 \Omega$ )	40	V
$V_{CCJS}$	Maximum jump start voltage for single pulse short circuit protection	28	V
$-I_{GND}$	DC reverse ground pin current	200	mA
$I_{OUT}$	OUTPUT <sub>0,1,2,3</sub> DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	7.5	
$I_{IN}$	INPUT <sub>0,1,2,3</sub> DC input current	-1 to 10	mA
$I_{SEn}$	SEn DC input current		
$I_{SEL}$	SEL <sub>0,1</sub> DC input current		
$I_{FR}$	FaultRST DC input current	-1 to 1.5	mA
$I_{SENSE}$	CS pin DC output current ( $V_{GND} = V_{CC}$ and $V_{SENSE} < 0$ V)	10	mA
	CS pin DC output current in reverse ( $V_{CC} < 0$ V)	-20	

Symbol	Parameter	Value	Unit
$E_{MAX}$	Maximum switching energy (single pulse) ( $T_{DEMAG} = 0.4 \text{ ms}$ ; $T_{jstart} = 150^\circ\text{C}$ )	10	mJ
$V_{ESD}$	JEDEC standard (Electrostatic discharge)	JEDEC 22A-114F	
	INPUT <sub>0,1,2,3</sub>	4000	V
	CS, SEn	2000	
	SEL <sub>0,1</sub> , $\overline{\text{FaultRST}}$	4000	
	OUTPUT <sub>0,1,2,3</sub>	4000	
	V <sub>CC</sub>	4000	
$V_{ESD}$	Charge device model (CDM-AEC-Q100-011)	750	V
$T_j$	Junction operating temperature	-40 to 150	°C
$T_{stg}$	Storage temperature	-55 to 150	

## 2.2 Thermal data

**Table 4. Thermal data**

Symbol	Parameter	Typ. value	Unit
$R_{thj-board}$	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) <sup>(1)(2)</sup>	7.7	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-5) <sup>(1)(3)</sup>	60.3	
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-7) <sup>(1)(2)</sup>	27.1	
$R_{thj-top}$	Thermal resistance junction-top (JEDEC JESD 51-7) <sup>(1)(2)</sup>	13.5	

1. One channel ON.
2. Device mounted on four-layers 2s2p PCB.
3. Device mounted on two-layers 2s0p PCB with 2 cm<sup>2</sup> heatsink copper trace.

### 2.3 Main electrical characteristics

$7\text{ V} < V_{CC} < 28\text{ V}$ ;  $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$ , unless otherwise specified.

All typical values refer to  $V_{CC} = 13\text{ V}$ ;  $T_j = 25^{\circ}\text{C}$ , unless otherwise specified.

**Table 5. Electrical characteristics during cranking**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{USD\_Cranking}$	Minimum cranking supply voltage ( $V_{CC}$ decreasing)				2.85	V
$R_{ON}$	On-state resistance <sup>(1)</sup>	$I_{OUT} = 0.2\text{ A}$ ; $V_{CC} = 2.85\text{ V}$ ; $V_{CC}$ decreasing			300	m $\Omega$
$T_{TSD}^{(2)}$	Shutdown temperature ( $V_{CC}$ decreasing)	$V_{CC} = 2.85\text{ V}$	140			$^{\circ}\text{C}$

1. For each channel.

2. Parameter guaranteed by design and characterization; not subject to production test.

**Table 6. Power section**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CC}$	Operating supply voltage		4	13	28	V
$V_{USD}$	Undervoltage shutdown				2.85	
$V_{USDReset}$	Undervoltage shutdown reset				5	
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.3		
$R_{ON}$	On-state resistance <sup>(1)</sup>	$I_{OUT} = 1\text{ A}$ ; $T_j = 25^{\circ}\text{C}$		100		m $\Omega$
		$I_{OUT} = 1\text{ A}$ ; $T_j = 150^{\circ}\text{C}$			210	
		$I_{OUT} = 1\text{ A}$ ; $V_{CC} = 4\text{ V}$ ; $T_j = 25^{\circ}\text{C}$ <sup>(2)</sup>			160	
$V_{clamp}$	Clamp voltage	$I_S = 20\text{ mA}$ ; $25^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$	41	46	52	V
		$I_S = 20\text{ mA}$ ; $T_j = -40^{\circ}\text{C}$	38			
$I_{STBY}$	Supply current in Standby at $V_{CC} = 13\text{ V}$ <sup>(3)</sup>	$V_{CC} = 13\text{ V}$ ; $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0\text{ V}$ ; $V_{SEL0,1} = 0\text{ V}$ ; $T_j = 25^{\circ}\text{C}$			0.5	$\mu\text{A}$
		$V_{CC} = 13\text{ V}$ ; $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0\text{ V}$ ; $V_{SEL0,1} = 0\text{ V}$ ; $T_j = 85^{\circ}\text{C}$ <sup>(4)</sup>			0.5	$\mu\text{A}$
		$V_{CC} = 13\text{ V}$ ; $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0\text{ V}$ ; $V_{SEL0,1} = 0\text{ V}$ ; $T_j = 125^{\circ}\text{C}$			3	$\mu\text{A}$
$t_{D\_STBY}$	Standby mode blanking time	$V_{CC} = 13\text{ V}$ ; $V_{IN} = V_{OUT} = V_{FR} = V_{SEL0,1} = 0\text{ V}$ ; $V_{SEn} = 5\text{ V to } 0\text{ V}$	60	300	550	$\mu\text{s}$
$I_{S(ON)}$	Supply current	$V_{CC} = 13\text{ V}$ ; $V_{SEn} = V_{FR} = V_{SEL0,1} = 0\text{ V}$ ; $V_{IN0,1,2,3} = 5\text{ V}$ ; $I_{OUT0,1,2,3} = 0\text{ A}$		10	16	mA
$I_{GND(ON)}$	Control stage current consumption in ON state. All channels active.	$V_{CC} = 13\text{ V}$ ; $V_{SEn} = 5\text{ V}$ ; $V_{FR} = V_{SEL0,1} = 0\text{ V}$ ; $V_{IN0,1,2,3} = 5\text{ V}$ ; $I_{OUT0,1,2,3} = 1\text{ A}$			20	mA

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{L(off)}$	Off-state output current at $V_{CC} = 13\text{ V}$ <sup>(1)</sup>	$V_{IN} = V_{OUT} = 0\text{ V}; V_{CC} = 13\text{ V}; T_j = 25^\circ\text{C}$	0	0.01	0.5	$\mu\text{A}$
		$V_{IN} = V_{OUT} = 0\text{ V}; V_{CC} = 13\text{ V}; T_j = 125^\circ\text{C}$	0		3	
$V_F$	Output - $V_{CC}$ diode voltage at $T_j = 150^\circ\text{C}$	$I_{OUT} = -1\text{ A}; T_j = 150^\circ\text{C}$			0.7	V

- For each channel.
- Parameter guaranteed only at  $V_{CC} = 4\text{ V}$  and  $T_j = 25^\circ\text{C}$
- PowerMOS leakage included.
- Parameter specified by design; not subject to production test.

**Table 7. Switching**

$V_{CC} = 13\text{ V}; -40^\circ\text{C} < T_j < 150^\circ\text{C}$ , unless otherwise specified						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ <sup>(1)</sup>	Turn-on delay time at $T_j = 25^\circ\text{C}$	$R_L = 13\ \Omega$	10	50	120	$\mu\text{s}$
$t_{d(off)}$ <sup>(1)</sup>	Turn-off delay time at $T_j = 25^\circ\text{C}$		10	35	100	
$(dV_{OUT}/dt)_{on}$ <sup>(1)</sup>	Turn-on voltage slope at $T_j = 25^\circ\text{C}$	$R_L = 13\ \Omega$	0.1	0.3	0.7	V/ $\mu\text{s}$
$(dV_{OUT}/dt)_{off}$ <sup>(1)</sup>	Turn-off voltage slope at $T_j = 25^\circ\text{C}$		0.1	0.4	0.7	
$W_{ON}$	Switching energy losses at turn-on ( $t_{won}$ )	$R_L = 13\ \Omega$	—	0.15	0.5 <sup>(2)</sup>	mJ
$W_{OFF}$	Switching energy losses at turn-off ( $t_{woff}$ )	$R_L = 13\ \Omega$	—	0.1	0.5 <sup>(2)</sup>	mJ
$t_{SKEW}$ <sup>(1)</sup>	Differential Pulse skew ( $t_{PHL} - t_{PLH}$ )	$R_L = 13\ \Omega$	-65	-15	35	$\mu\text{s}$

- See [Figure 6. Switching times and Pulse skew](#).
- Parameter guaranteed by design and characterization, not subject to production test

**Table 8. Logic Inputs**

$7\text{ V} < V_{CC} < 28\text{ V}; -40^\circ\text{C} < T_j < 150^\circ\text{C}$						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>INPUT<sub>0,1,2,3</sub> characteristics</b>						
$V_{IL}$	Input low level voltage				0.9	V
$I_{IL}$	Low level input current	$V_{IN} = 0.9\text{ V}$	1			$\mu\text{A}$
$V_{IH}$	Input high level voltage		2.1			V
$I_{IH}$	High level input current	$V_{IN} = 2.1\text{ V}$			10	$\mu\text{A}$
$V_{I(hyst)}$	Input hysteresis voltage		0.2			V
$V_{ICL}$	Input clamp voltage	$I_{IN} = 1\text{ mA}$	5.3		7.2	V
		$I_{IN} = -1\text{ mA}$		-0.7		
<b>FaultRST characteristics</b>						
$V_{FRL}$	Input low level voltage				0.9	V



7 V < V <sub>CC</sub> < 28 V; -40°C < T <sub>j</sub> < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I <sub>FRL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA
V <sub>FRH</sub>	Input high level voltage		2.1			V
I <sub>FRH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>FR(hyst)</sub>	Input hysteresis voltage		0.2			V
V <sub>FRCL</sub>	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.5	V
		I <sub>IN</sub> = -1 mA		-0.7		
<b>SEL<sub>0,1</sub> characteristics (7 V &lt; V<sub>CC</sub> &lt; 18 V)</b>						
V <sub>SELL</sub>	Input low level voltage				0.9	V
I <sub>SELL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA
V <sub>SELH</sub>	Input high level voltage		2.1			V
I <sub>SELH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>SEL(hyst)</sub>	Input hysteresis voltage		0.2			V
V <sub>SELCL</sub>	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	V
		I <sub>IN</sub> = -1 mA		-0.7		
<b>SEn characteristics (7 V &lt; V<sub>CC</sub> &lt; 18 V)</b>						
V <sub>SEnL</sub>	Input low level voltage				0.9	V
I <sub>SEnL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA
V <sub>SEnH</sub>	Input high level voltage		2.1			V
I <sub>SEnH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>SEn(hyst)</sub>	Input hysteresis voltage		0.2			V
V <sub>SEnCL</sub>	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	V
		I <sub>IN</sub> = -1 mA		-0.7		

**Table 9. Protections**

7 V < V <sub>CC</sub> < 28 V; -40°C < T <sub>j</sub> < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I <sub>LIMH</sub>	DC short circuit current	V <sub>CC</sub> = 13 V	11	15	22	A
		4 V < V <sub>CC</sub> < 18 V <sup>(1)</sup>			22	
I <sub>LIML</sub>	Short circuit current during thermal cycling	V <sub>CC</sub> = 13 V; T <sub>R</sub> < T <sub>j</sub> < T <sub>TSD</sub>		6		
T <sub>TSD</sub>	Shutdown temperature		150	175	200	°C
T <sub>R</sub>	Reset temperature <sup>(1)</sup>		T <sub>RS</sub> + 1	T <sub>RS</sub> + 7		
T <sub>RS</sub>	Thermal reset of fault diagnostic indication	V <sub>FR</sub> = 0 V; V <sub>SEn</sub> = 5 V;	135			
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> - T <sub>R</sub> ) <sup>(1)</sup>			7		
ΔT <sub>J_SD</sub>	Dynamic temperature	T <sub>j</sub> = -40°C; V <sub>CC</sub> = 13 V		60		K

7 V < V <sub>CC</sub> < 28 V; -40°C < T <sub>j</sub> < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t <sub>LATCH_RST</sub>	Fault reset time for output unlatch <sup>(1)</sup>	V <sub>FR</sub> = 5 V to 0 V; V <sub>SEn</sub> = 5 V • E.g. Ch <sub>0</sub> V <sub>IN0</sub> = 5 V; V <sub>SEL0,1</sub> = 0 V	3	10	20	μs
V <sub>DEMAG</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> = 1 A; L = 6 mH; T <sub>j</sub> = -40°C	V <sub>CC</sub> - 38			V
		I <sub>OUT</sub> = 1 A; L = 6 mH; T <sub>j</sub> = 25°C to 150°C	V <sub>CC</sub> - 41	V <sub>CC</sub> - 46	V <sub>CC</sub> - 52	V

1. Parameter guaranteed by design and characterization; not subject to production test.

**Table 10. CurrentSense**


7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>SENSE_CL</sub>	Current sense clamp voltage	V <sub>SEn</sub> = 0 V; I <sub>SENSE</sub> = 1 mA	-17		-12	V
		V <sub>SEn</sub> = 0 V; I <sub>SENSE</sub> = -1 mA		7		
<b>Current Sense characteristics</b>						
K <sub>0</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.025 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	-30%	710	+30%	
dK <sub>0</sub> /K <sub>0</sub> <sup>(1) (2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 0.025 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	-20		+20	%
K <sub>1</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.15 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-15%	710	+15%	
dK <sub>1</sub> /K <sub>1</sub> <sup>(1) (2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 0.15 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-10		+10	%
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.7 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-7%	710	+7%	
dK <sub>2</sub> /K <sub>2</sub> <sup>(1) (2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 0.7 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-6		+6	%
K <sub>3</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 2 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-7%	710	+7%	
dK <sub>3</sub> /K <sub>3</sub> <sup>(1) (2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 2 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-6		+6	%
I <sub>SENSE_OL</sub>	CS current for OL detection	I <sub>OUT</sub> = 0.01 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V			24	μA
I <sub>SENSE0</sub>	Current sense leakage current	Current sense disabled: V <sub>SEn</sub> = 0 V;	0		0.5	μA
		Current sense disabled: -1 V < V <sub>SENSE</sub> < 5 V <sup>(1)</sup>	-0.5		0.5	
		Current sense enabled: V <sub>SEn</sub> = 5 V All channels ON; I <sub>OUTX</sub> = 0 A; Ch <sub>X</sub> diagnostic selected: • E.g. Ch <sub>0</sub> : V <sub>IN0,1,2,3</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT0</sub> = 0 A; I <sub>OUT1,2,3</sub> = 1 A	0		10	
		Current sense enabled: V <sub>SEn</sub> = 5 V; Ch <sub>X</sub> OFF; Ch <sub>X</sub> diagnostic selected: • E.g. Ch <sub>0</sub> : V <sub>IN0</sub> = 0 V; V <sub>IN1,2,3</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT1,2,3</sub> = 1 A	0		2	

7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>OUT_MSD</sub> <sup>(1)</sup>	Output Voltage for Current sense shutdown	V <sub>SEn</sub> = 5 V; R <sub>SENSE</sub> = 2.7 kΩ <ul style="list-style-type: none"> <li>E.g. Ch<sub>0</sub>: V<sub>IN0</sub> = 5 V; V<sub>SEL0</sub> = 0 V; V<sub>SEL1</sub> = 0 V; I<sub>OUT0</sub> = 1 A</li> </ul>		5		V
V <sub>SENSE_SAT</sub>	CS saturation voltage	V <sub>CC</sub> = 7 V; R <sub>SENSE</sub> = 2.7 kΩ; V <sub>SEn</sub> = 5 V; V <sub>IN0</sub> = 5 V; V <sub>SEL0,1</sub> = 0 V; I <sub>OUT0</sub> = 2 A; T <sub>j</sub> = -40 °C	4.8			V
I <sub>SENSE_SAT</sub> <sup>(1)</sup>	CS saturation current	V <sub>CC</sub> = 7 V; V <sub>SENSE</sub> = 4 V; V <sub>IN0</sub> = 5 V; V <sub>SEn</sub> = 5 V; V <sub>SEL0,1</sub> = 0 V; T <sub>j</sub> = 150 °C	4			mA
I <sub>OUT_SAT</sub> <sup>(1)</sup>	Output saturation current	V <sub>CC</sub> = 7 V; V <sub>SENSE</sub> = 4 V; V <sub>IN0</sub> = 5 V; V <sub>SEn</sub> = 5 V; V <sub>SEL0,1</sub> = 0 V; T <sub>j</sub> = 150 °C	3.1			A
<b>OFF-state diagnostic</b>						
V <sub>OL</sub>	OFF-state open-load voltage detection threshold	V <sub>SEn</sub> = 5 V; Ch <sub>X</sub> OFF; Ch <sub>X</sub> diagnostic selected <ul style="list-style-type: none"> <li>E.g. Ch<sub>0</sub> V<sub>IN0</sub> = 0 V; V<sub>SEL0,1</sub> = 0 V</li> </ul>	2	3	4	V
I <sub>L(off2)</sub> <sup>(3)</sup>	OFF-state output sink current	V <sub>IN</sub> = 0 V; V <sub>OUT</sub> = V <sub>OL</sub> ; T <sub>j</sub> = -40°C to 125°C	-100		-15	μA
t <sub>DSTKON</sub>	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 8. T <sub>DSKON</sub> )	V <sub>SEn</sub> = 5 V; Ch <sub>X</sub> ON to OFF transition; Ch <sub>X</sub> diagnostic selected: <ul style="list-style-type: none"> <li>E.g. Ch<sub>0</sub> V<sub>IN0</sub> = 5 V to 0 V; V<sub>SEL0,1</sub> = 0 V; V<sub>OUT0</sub> = 4 V; I<sub>OUT0</sub> = 0 A</li> </ul>	100	350	700	μs
t <sub>D_OL_V</sub>	Settling time for valid OFF-state open-load diagnostic indication from rising edge of SE <sub>n</sub>	V <sub>IN0,1,2,3</sub> = 0 V; V <sub>FR</sub> = 0 V; V <sub>SEL0,1</sub> = 0 V; V <sub>OUT0</sub> = 4 V; V <sub>SEn</sub> = 0 V to 5 V			60	μs
t <sub>D_VOL</sub>	OFF-state diagnostic delay time from rising edge of V <sub>OUT</sub>	V <sub>SEn</sub> = 5 V; Ch <sub>X</sub> OFF; Ch <sub>X</sub> diagnostic selected: <ul style="list-style-type: none"> <li>E.g. Ch<sub>0</sub> V<sub>IN0</sub> = 0 V; V<sub>SEL0,1</sub> = 0 V; V<sub>OUT0</sub> = 0 V to 4 V</li> </ul>		5	30	μs
<b>Fault diagnostic feedback (see Table 11. Truth table)</b>						
V <sub>SENSEH</sub>	Current sense output voltage in fault condition	V <sub>CC</sub> = 13 V; R <sub>SENSE</sub> = 1 kΩ <ul style="list-style-type: none"> <li>E.g. Ch<sub>0</sub> in open load V<sub>IN0</sub> = 0 V; V<sub>SEn</sub> = 5 V; V<sub>SEL0,1</sub> = 0 V; I<sub>OUT0</sub> = 0 A; V<sub>OUT0</sub> = 4 V</li> </ul>	5		6.6	V
I <sub>SENSEH</sub>	Current sense output current in fault condition	V <sub>CC</sub> = 13 V; V <sub>SENSE</sub> = 5 V	7	20	30	mA
<b>Current sense timings (current sense mode - see Figure 7. Current sense timings (current sense mode))<sup>(4)</sup></b>						
t <sub>DSSENSE1H</sub>	Current sense settling time from rising edge of SE <sub>n</sub>	V <sub>IN</sub> = 5 V; V <sub>SEn</sub> = 0 V to 5 V; R <sub>SENSE</sub> = 1 kΩ; R <sub>L</sub> = 6.5 Ω			60	μs
t <sub>DSSENSE1L</sub>	Current sense disable delay time from falling edge of SE <sub>n</sub>	V <sub>SEn</sub> = 5 V to 0 V; R <sub>SENSE</sub> = 1 kΩ; R <sub>L</sub> = 6.5 Ω		5	20	μs

7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>J</sub> < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t <sub>DSENSE2H</sub>	Current sense settling time from rising edge of INPUT	V <sub>IN</sub> = 0 V to 5 V; V <sub>SEN</sub> = 5 V; R <sub>SENSE</sub> = 1 kΩ; R <sub>L</sub> = 6.5 Ω		100	250	μs
Δt <sub>DSENSE2H</sub>	Current sense settling time from rising edge of I <sub>OUT</sub> (dynamic response to a step change of I <sub>OUT</sub> )	V <sub>IN</sub> = 5 V; V <sub>SEN</sub> = 5 V; R <sub>SENSE</sub> = 1 kΩ; I <sub>SENSE</sub> = 90 % of I <sub>SENSEMAX</sub> ; R <sub>L</sub> = 6.5 Ω			100	μs
t <sub>DSENSE2L</sub>	Current sense turn-off delay time from falling edge of INPUT	V <sub>IN</sub> = 5 V to 0 V; V <sub>SEN</sub> = 5 V; R <sub>SENSE</sub> = 1 kΩ; R <sub>L</sub> = 6.5 Ω		50	250	μs
Current sense timings (Multiplexer transition times) <sup>(4)</sup>						
t <sub>D_XtoY</sub>	Current sense transition delay from Ch <sub>X</sub> to Ch <sub>Y</sub>	V <sub>IN0</sub> = 5 V; V <sub>IN1</sub> = 5 V; V <sub>SEN</sub> = 5 V; V <sub>SEL1</sub> = 0 V; V <sub>SEL0</sub> = 0 V to 5 V; I <sub>OUT0</sub> = 0 A; I <sub>OUT1</sub> = 1 A; R <sub>SENSE</sub> = 1 kΩ			20	μs
t <sub>D_CS to VSENSEH</sub>	Current sense transition delay from stable current sense on Ch <sub>X</sub> to V <sub>SENSEH</sub> on Ch <sub>Y</sub>	V <sub>IN0</sub> = 5 V; V <sub>IN1</sub> = 0 V; V <sub>SEN</sub> = 5 V; V <sub>SEL1</sub> = 0 V; V <sub>SEL0</sub> = 0 V to 5 V; I <sub>OUT0</sub> = 1 A; V <sub>OUT1</sub> = 4 V; R <sub>SENSE</sub> = 1 kΩ			20	μs


1. Parameter defined by design. Not subject to production test.
2. All values refer to V<sub>CC</sub> = 13 V; T<sub>J</sub> = 25°C, unless otherwise specified.
3. Parameter granted at -40 °C < T<sub>J</sub> < 125 °C"
4. Transition delay are measured up to +/- 10% of final conditions.

Figure 4. I<sub>OUT</sub>/I<sub>SENSE</sub> versus I<sub>OUT</sub>




GADG0903171157PS

Figure 5. Current sense accuracy versus  $I_{OUT}$




GADG0903171216PS

Figure 6. Switching times and Pulse skew




GAPGCFT00797

Figure 7. Current sense timings (current sense mode)



GADG0704171311PS

Figure 8.  $T_{DSKON}$



GAPG2609141140CFT

**Table 11. Truth table**

Mode	Conditions	IN <sub>x</sub>	FR	SEn	SEL <sub>x</sub>	OUT <sub>x</sub>	Current sense	Comments
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption
Normal	Nominal load connected; T <sub>j</sub> < 150°C	L	X	See (1)		L	See (1)	
		H	L			H	See (1)	Outputs configured for auto-restart
		H	H			H	See (1)	Outputs configured for Latch-off
Overload	Overload or short to GND causing: T <sub>j</sub> > T <sub>TSD</sub> or ΔT <sub>j</sub> > ΔT <sub>j,SD</sub>	L	X	See (1)		L	See (1)	
		H	L			H	See (1)	Output cycles with temperature hysteresis
		H	H			L	See (1)	Output latches-off
Under-voltage	V <sub>CC</sub> < V <sub>USD</sub> (falling)	X	X	X	X	L	Hi-Z	Re-start when V <sub>CC</sub> > V <sub>USD</sub> + V <sub>USDhyst</sub> (rising)
						L	Hi-Z	
OFF-state diagnostics	Short to V <sub>CC</sub>	L	X	See (1)		H	See (1)	
	Open-load	L	X			H	See (1)	External pull-up
Negative output voltage	Inductive loads turn-off	L	X	See (1)		< 0 V	See (1)	

1. Refer to Table 12. Current sense multiplexer addressing

**Table 12. Current sense multiplexer addressing**

SEn	SEL <sub>1</sub>	SEL <sub>0</sub>	MUX channel	Current sense output			
				Nomal mode	Overload	OFF-state diag. (1) (2) (3)	Negative output
L	X	X		Hi-Z			
H	L	L	Channel 0 diagnostic	I <sub>SENSE</sub> = 1/ K * I <sub>OUT0</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z
H	L	H	Channel 1 diagnostic	I <sub>SENSE</sub> = 1/ K * I <sub>OUT1</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z
H	H	L	Channel 2 diagnostic	I <sub>SENSE</sub> = 1/ K * I <sub>OUT2</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z
H	H	H	Channel 3 diagnostic	I <sub>SENSE</sub> = 1/ K * I <sub>OUT3</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z


1. In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, CS pin delivers feedback according to OFF-State diagnostic.

2. Example 1: FR = 1; IN<sub>0</sub> = 0; OUT<sub>0</sub> = L (latched); MUX channel = channel 0 diagnostic; CS = 0

3. Example 2: FR = 1; IN<sub>0</sub> = 0; OUT<sub>0</sub> = latched, V<sub>OUT0</sub> > V<sub>OL</sub>; MUX channel = channel 0 diagnostic; CS = V<sub>SENSEH</sub>


## 2.4 Waveforms

**Figure 9. Latch functionality - behavior in hard short-circuit condition ( $T_{AMB} \ll T_{TSD}$ )**




GADG1703171451PS


**Figure 10. Latch functionality - behavior in hard short-circuit condition**






**Figure 11. Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off)**


GADG2103171742PS

**Figure 12. Standby mode activation**


GAPG0810141003CFT

Figure 13. Standby state diagram



GAPGCFT00598

## 2.5 Electrical characteristics curves

Figure 14. OFF-state output current




Figure 15. Standby current




Figure 16.  $I_{GND(ON)}$  vs.  $I_{out}$




Figure 17. Logic input high level voltage




Figure 18. Logic input low level voltage




Figure 19. High level logic input current




Figure 20. Low level logic input current




Figure 21. Logic input hysteresis voltage




Figure 22. FaultRST Input clamp voltage




Figure 23. Undervoltage shutdown




Figure 24. On-state resistance vs.  $T_{case}$




Figure 25. On-state resistance vs.  $V_{CC}$




Figure 26. Turn-on voltage slope




Figure 27. Turn-off voltage slope




Figure 28.  $W_{on}$  vs.  $T_{case}$




Figure 29.  $W_{off}$  vs.  $T_{case}$




Figure 30. OFF-state open-load voltage detection threshold




Figure 31.  $V_{SENSE\_CL}$  clamp vs.  $T_{case}$





Figure 32.  $V_{SENSEH}$  VS.  $T_{case}$



## 3 Protections

### 3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing  $\Delta T_j$  through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as  $\Delta T_j$  exceeds the safety level of  $\Delta T_{j\_SD}$ . According to the voltage level on the  $\overline{\text{FaultRST}}$  pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled ( $\overline{\text{FaultRST}} = \text{Low}$ ) or remains off ( $\overline{\text{FaultRST}} = \text{High}$ ). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

### 3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the  $\overline{\text{FaultRST}}$  pin, the device switches on again as soon as its junction temperature drops to  $T_R$  ( $\overline{\text{FaultRST}} = \text{Low}$ ) or remains off ( $\overline{\text{FaultRST}} = \text{High}$ ).

### 3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level,  $I_{LIMH}$ , by operating the output power MOSFET in the active region.

### 3.4 Negative voltage clamp


In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value,  $V_{DEMAG}$ , allowing the inductor energy to be dissipated without damaging the device.





## 4.1 GND protection network against reverse battery

Figure 34. Simplified internal structure



GAPGCF00830

### 4.1.1 Diode (D<sub>GND</sub>) in the ground line

A resistor (typ.  $R_{GND} = 4.7 \text{ k}\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift ( $\approx 600 \text{ mV}$ ) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

## 4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the  $V_{CC}$  pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in [Table 13. ISO 7637-2 - electrical transient conduction along supply line](#).

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through  $V_{CC}$  and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

**Table 13. ISO 7637-2 - electrical transient conduction along supply line**

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance
	Level	$U_S^{(1)}$		min	max	
1	III	-112 V	500 pulses	0.5 s		2 ms, 10 $\Omega$
2a <sup>(3)</sup>	III	+55 V	500 pulses	0.2 s	5 s	50 $\mu$ s, 2 $\Omega$
3a	IV	-220 V	1h	90 ms	100 ms	0.1 $\mu$ s, 50 $\Omega$
3b	IV	+150 V	1h	90 ms	100 ms	0.1 $\mu$ s, 50 $\Omega$
4 <sup>(2)</sup>	IV	-7 V	1 pulse			100 ms, 0.01 $\Omega$
Load dump according to ISO 16750-2:2010						
Test B <sup>(3)</sup>		40 V	5 pulse	1 min		400 ms, 2 $\Omega$

- $U_S$  is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.
- Test pulse from ISO 7637-2:2004(E).
- With 40 V external suppressor referred to ground ( $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ ).

### 4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line both to prevent the microcontroller I/O pins from latching-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

#### Equation

$$V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For  $V_{CCpeak} = -150$  V;  $I_{latchup} \geq 20$  mA;  $V_{OH\mu C} \geq 4.5$  V

$7.5$  k $\Omega \leq R_{prot} \leq 140$  k $\Omega$ .

Recommended values:  $R_{prot} = 15$  k $\Omega$


### 4.4 CS - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (CS) delivering the following signals:

- Current monitor: current mirror of channel output current

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEEn pins, according to the address map in *MultiSense multiplexer addressing Table*.


Figure 35. CurrentSense and diagnostic – block diagram



GADG2004171456PS

#### 4.4.1 Principle of CurrentSense signal generation

Figure 36. CurrentSense block diagram



#### Current sense

The output is able to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to a known ratio named **K**
- Diagnostics flag in fault conditions delivering fixed voltage  $V_{SENSEH}$

The current delivered by the current sense circuit,  $I_{SENSE}$ , can be easily converted into a voltage  $V_{SENSE}$  by using an external sense resistor,  $R_{SENSE}$ , allowing continuous load monitoring and abnormal condition detection.

#### Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention),  $V_{SENSE}$  calculation can be done using simple equations

Current provided by CS output:  $I_{SENSE} = I_{OUT}/K$

Voltage on  $R_{SENSE}$ :  $V_{SENSE} = R_{SENSE} \cdot I_{SENSE} = R_{SENSE} \cdot I_{OUT}/K$

Where:

- $V_{SENSE}$  is the voltage measurable on  $R_{SENSE}$  resistor


- $I_{SENSE}$  is the current provided from CS pin in current output mode
- $I_{OUT}$  is the current flowing through output
- K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of the overall circuitry, specifying the ratio between  $I_{OUT}$  and  $I_{SENSE}$ .

### Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the CS pin which is switched to a “current limited” voltage source,  $V_{SENSEH}$ .

In any case, the current sourced by the CS in this condition is limited to  $I_{SENSEH}$ .

Figure 37. Analog HSD – open-load detection in off-state



GAPG1201151432CFT

Figure 38. Open-load / short to  $V_{CC}$  condition




Table 14. CurrentSense pin levels in off-state

Condition	Output	CS	SEn
Open-load	$V_{OUT} > V_{OL}$	Hi-Z	L
		$V_{SENSEH}$	H
	$V_{OUT} < V_{OL}$	Hi-Z	L
		0	H
Short to $V_{CC}$	$V_{OUT} > V_{OL}$	Hi-Z	L
		$V_{SENSEH}$	H
Nominal	$V_{OUT} < V_{OL}$	Hi-Z	L
		0	H

#### 4.4.2 Short to $V_{CC}$ and OFF-state open-load detection

##### Short to $V_{CC}$

A short circuit between  $V_{CC}$  and output is indicated by the relevant current sense pin set to  $V_{SENSEH}$  during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short-circuit.

##### OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .



It is preferable that  $V_{PU}$  is switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

$R_{PU}$  must be selected in order to ensure  $V_{OUT} > V_{OLmax}$  in accordance with the following equation:

**Equation**

$$R_{PU} < \frac{V_{PU} - 4}{I_{L(off2)min @ 4V}}$$

## 5 Maximum demagnetization energy ( $V_{cc} = 16\text{ V}$ )

**Figure 40. Maximum turn off current versus inductance**

**Figure 41. Maximum turn off energy versus inductance**


Note: Values are generated with  $R_L = 0\ \Omega$ .

In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.



## 6 Package and PCB thermal data

### 6.1 PowerSSO-16 thermal data

Figure 42. PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 43. PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)





Table 15. PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm


Dimension	Value
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm <sup>2</sup> or 8 cm <sup>2</sup>

Figure 44.  $R_{thj-amb}$  vs PCB copper area in open box free air condition (one channel on)



GAPG2307131254CFT

Figure 45. PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)




GAPG2307131257CFT

**Equation: pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where  $\delta = t_p/T$

**Figure 46. Thermal fitting model of a double-channel HSD in PowerSSO-16**


GADG2203171318PS

**Note:** The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

**Table 16. Thermal parameters**


Area/island (cm <sup>2</sup> )	Footprint	2	8	4L
R1, R7 (°C/W)	1.75			
R2, R8 (°C/W)	6			
R3 (°C/W)	6.6	6.6	6.6	5.4
R4 (°C/W)	16	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1, C7 (W.s/°C)	0.0002			
C2, C8 (W.s/°C)	0.0009			
C3 (W.s/°C)	0.023			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK<sup>®</sup>** packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

### 7.1 PowerSSO-16 package information

Figure 47. PowerSSO-16 package dimensions




**Table 17. PowerSSO-16 mechanical data**

Symbol	Millimeters		
	Min.	Typ.	Max.
Θ	0°		8°
Θ1	0°		
Θ2	5°		15°
Θ3	5°		15°
A			1.70
A1	0.00		0.10
A2	1.10		1.60
b	0.20		0.30
b1	0.20	0.25	0.28
c	0.19		0.25
c1	0.19	0.20	0.23
D	4.90 BSC		
D2	3.31		3.91
D3	2.61		
e	0.50 BSC		
E	6.00 BSC		
E1	3.90 BSC		
E2	2.20		2.80
E3	1.49		
h	0.25		0.50
L	0.40	0.60	0.85
L1	1.00 REF		
N	16		
R	0.07		
R1	0.07		
S	0.20		
Tolerance of form and position			
aaa	0.10		
bbb	0.10		
ccc	0.08		
ddd	0.08		
eee	0.10		
fff	0.10		
ggg	0.15		

## 7.2 PowerSSO-16 packing information

Figure 48. PowerSSO-16 reel 13"




TAPG2004151655CFT

Table 18. Reel dimensions

Description	Value <sup>(1)</sup>
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
N	100
W1 (+2 /-0)	12.4
W2 (max)	18.4

1. All dimensions are in mm.

Figure 49. PowerSSO-16 carrier tape




GAPG2204151242CFT

Table 19. PowerSSO-16 carrier tape dimensions

Description	Value <sup>(1)</sup>
A <sub>0</sub>	6.50 ± 0.1
B <sub>0</sub>	5.25 ± 0.1
K <sub>0</sub>	2.10 ± 0.1
K <sub>1</sub>	1.80 ± 0.1
F	5.50 ± 0.1
P <sub>1</sub>	8.00 ± 0.1
W	12.00 ± 0.3

1. All dimensions are in mm.


Figure 50. PowerSSO-16 schematic drawing of leader and trailer tape



GAPG2004151511CFT

### 7.3 PowerSSO-16 marking information

Figure 51. PowerSSO-16 marking information



GADG0310161234SMD

Parts marked as '&' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



## Revision history

**Table 20. Document revision history**

Date	Version	Changes
08-June-2018	1	Initial release.
08-Jan-2019	2	<p>Updated features and application in cover page.</p> <p>Updated <a href="#">Table 4. Thermal data</a>, <a href="#">Section 2.3 Main electrical characteristics</a>, <a href="#">Figure 12. Standby mode activation</a>.</p> <p>Inserted <a href="#">Section 2.5 Electrical characteristics curves</a>, <a href="#">Section 5 Maximum demagnetization energy (V<sub>cc</sub> = 16 V)</a> and <a href="#">Section 6 Package and PCB thermal data</a>.</p> <p>Minor text changes.</p>
18-Feb-2019	3	Updated <a href="#">Figure 44</a> and <a href="#">Figure 45</a> .

## Contents

<b>1</b>	<b>Block diagram and pin description</b> .....	<b>3</b>
<b>2</b>	<b>Electrical specification</b> .....	<b>5</b>
2.1	Absolute maximum ratings .....	5
2.2	Thermal data .....	6
2.3	Main electrical characteristics .....	7
2.4	Waveforms .....	15
2.5	Electrical characteristics curves .....	19
<b>3</b>	<b>Protections</b> .....	<b>23</b>
3.1	Power limitation .....	23
3.2	Thermal shutdown .....	23
3.3	Current limitation .....	23
3.4	Negative voltage clamp .....	23
<b>4</b>	<b>Application information</b> .....	<b>24</b>
4.1	GND protection network against reverse battery .....	24
4.1.1	Diode (DGND) in the ground line .....	25
4.2	Immunity against transient electrical disturbances .....	25
4.3	MCU I/Os protection .....	26
4.4	CS - analog current sense .....	26
4.4.1	Principle of CurrentSense signal generation .....	27
4.4.2	Short to VCC and OFF-state open-load detection .....	30
<b>5</b>	<b>Maximum demagnetization energy (VCC = 16 V)</b> .....	<b>32</b>
<b>6</b>	<b>Package and PCB thermal data</b> .....	<b>33</b>
6.1	PowerSSO-16 thermal data .....	33
<b>7</b>	<b>Package information</b> .....	<b>36</b>
7.1	PowerSSO-16 package information .....	36
7.2	PowerSSO-16 packing information .....	37
7.3	PowerSSO-16 marking information .....	39
	<b>Revision history</b> .....	<b>41</b>

## List of tables

<b>Table 1.</b>	Pin functions . . . . .	3
<b>Table 2.</b>	Suggested connections for unused and not connected pins . . . . .	4
<b>Table 3.</b>	Absolute maximum ratings . . . . .	5
<b>Table 4.</b>	Thermal data . . . . .	6
<b>Table 5.</b>	Electrical characteristics during cranking . . . . .	7
<b>Table 6.</b>	Power section . . . . .	7
<b>Table 7.</b>	Switching . . . . .	8
<b>Table 8.</b>	Logic Inputs . . . . .	8
<b>Table 9.</b>	Protections . . . . .	9
<b>Table 10.</b>	CurrentSense . . . . .	10
<b>Table 11.</b>	Truth table . . . . .	15
<b>Table 12.</b>	Current sense multiplexer addressing . . . . .	15
<b>Table 13.</b>	ISO 7637-2 - electrical transient conduction along supply line . . . . .	26
<b>Table 14.</b>	CurrentSense pin levels in off-state . . . . .	30
<b>Table 15.</b>	PCB properties . . . . .	33
<b>Table 16.</b>	Thermal parameters . . . . .	35
<b>Table 17.</b>	PowerSSO-16 mechanical data . . . . .	37
<b>Table 18.</b>	Reel dimensions . . . . .	38
<b>Table 19.</b>	PowerSSO-16 carrier tape dimensions . . . . .	39
<b>Table 20.</b>	Document revision history . . . . .	41

## List of figures

<b>Figure 1.</b>	Block diagram . . . . .	3
<b>Figure 2.</b>	Configuration diagram (top view). . . . .	4
<b>Figure 3.</b>	Current and voltage conventions. . . . .	5
<b>Figure 4.</b>	$I_{OUT}/I_{SENSE}$ versus $I_{OUT}$ . . . . .	12
<b>Figure 5.</b>	Current sense accuracy versus $I_{OUT}$ . . . . .	13
<b>Figure 6.</b>	Switching times and Pulse skew . . . . .	13
<b>Figure 7.</b>	Current sense timings (current sense mode). . . . .	14
<b>Figure 8.</b>	$T_{DSKON}$ . . . . .	14
<b>Figure 9.</b>	Latch functionality - behavior in hard short-circuit condition ( $T_{AMB} \ll T_{TSD}$ ) . . . . .	16
<b>Figure 10.</b>	Latch functionality - behavior in hard short-circuit condition. . . . .	16
<b>Figure 11.</b>	Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off) . . . . .	17
<b>Figure 12.</b>	Standby mode activation . . . . .	17
<b>Figure 13.</b>	Standby state diagram. . . . .	18
<b>Figure 14.</b>	OFF-state output current . . . . .	19
<b>Figure 15.</b>	Standby current . . . . .	19
<b>Figure 16.</b>	$I_{GND(ON)}$ vs. $I_{out}$ . . . . .	19
<b>Figure 17.</b>	Logic input high level voltage . . . . .	19
<b>Figure 18.</b>	Logic input low level voltage. . . . .	19
<b>Figure 19.</b>	High level logic input current. . . . .	19
<b>Figure 20.</b>	Low level logic input current . . . . .	20
<b>Figure 21.</b>	Logic input hysteresis voltage. . . . .	20
<b>Figure 22.</b>	FaultRST Input clamp voltage. . . . .	20
<b>Figure 23.</b>	Undervoltage shutdown . . . . .	20
<b>Figure 24.</b>	On-state resistance vs. $T_{case}$ . . . . .	20
<b>Figure 25.</b>	On-state resistance vs. $V_{CC}$ . . . . .	20
<b>Figure 26.</b>	Turn-on voltage slope . . . . .	21
<b>Figure 27.</b>	Turn-off voltage slope . . . . .	21
<b>Figure 28.</b>	$W_{on}$ vs. $T_{case}$ . . . . .	21
<b>Figure 29.</b>	$W_{off}$ vs. $T_{case}$ . . . . .	21
<b>Figure 30.</b>	OFF-state open-load voltage detection threshold . . . . .	21
<b>Figure 31.</b>	$V_{SENSE}$ clamp vs. $T_{case}$ . . . . .	21
<b>Figure 32.</b>	$V_{SENSEH}$ vs. $T_{case}$ . . . . .	22
<b>Figure 33.</b>	Application diagram. . . . .	24
<b>Figure 34.</b>	Simplified internal structure . . . . .	25
<b>Figure 35.</b>	CurrentSense and diagnostic – block diagram . . . . .	27
<b>Figure 36.</b>	CurrentSense block diagram . . . . .	28
<b>Figure 37.</b>	Analog HSD – open-load detection in off-state . . . . .	29
<b>Figure 38.</b>	Open-load / short to $V_{CC}$ condition . . . . .	30
<b>Figure 40.</b>	Maximum turn off current versus inductance. . . . .	32
<b>Figure 41.</b>	Maximum turn off energy versus inductance. . . . .	32
<b>Figure 42.</b>	PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5) . . . . .	33
<b>Figure 43.</b>	PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7) . . . . .	33
<b>Figure 44.</b>	$R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel on) . . . . .	34
<b>Figure 45.</b>	PowerSSO-16 thermal impedance junction ambient single pulse (one channel on) . . . . .	34
<b>Figure 46.</b>	Thermal fitting model of a double-channel HSD in PowerSSO-16 . . . . .	35
<b>Figure 47.</b>	PowerSSO-16 package dimensions . . . . .	36
<b>Figure 48.</b>	PowerSSO-16 reel 13" . . . . .	38
<b>Figure 49.</b>	PowerSSO-16 carrier tape . . . . .	39
<b>Figure 50.</b>	PowerSSO-16 schematic drawing of leader and trailer tape . . . . .	39
<b>Figure 51.</b>	PowerSSO-16 marking information . . . . .	40

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved