

Am3101-1 • Am54/7489-1

Am3101 • Am54/7489

Schottky 64-Bit Write Transparent Bipolar RAM

DISTINCTIVE CHARACTERISTICS

- Fully decoded 16-word x 4-bit Low-power write transparent Schottky RAMs
- Fast "–1" Version: Address access time 35ns
- Standard Version: Address access time 50ns
- Low Power: I_{CC} typically 75mA
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Available with open collector outputs
- Pin compatible replacements for 6560, 93403

FUNCTIONAL DESCRIPTION

The Am3101-1/3101 and Am54/7489-1/Am54/7489 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (\overline{CS}) input and open collector OR tieable outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.


An active LOW Write line (\overline{WE}) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D_0 to D_3 is written into the addressed memory word. During the write cycle, the outputs are active and invert the four data inputs, D_0 to D_3 .

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs \overline{O}_0 to \overline{O}_3 .

When the chip select line is HIGH, the four outputs of the memory go to an inactive high impedance state.


Datasheet Direct **3**

LOGIC BLOCK DIAGRAM



BPM-243

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

BPM-244

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65 to +150°
Ambient Temperature with Power Applied	-55 to +125°
Supply Voltage to Ground Potential (Pin 16 to Pin 8)	-0.5 to +7
DC Voltage Applied to Outputs for High Output State	-0.5V to V_{CC} max
DC Input Voltage	-0.5 to +5.5
Output Current, Into Outputs	20m
DC Input Current	-30 to +5.0m

OPERATING RANGE

Range	V_{CC}	Ambient Temperature
COM'L	4.75 to 5.25V	0 to +75°C
MIL	4.5 to 5.5V	-55 to +125°C

FUNCTION TABLE

Input		Function	Data Output Status $O_0 - O_3$
\overline{CS}	\overline{WE}		
Low	Low	Write	$D_0 - D_3$ (Inverted)
Low	High	Read	Selected Word (Inverted)
High	Don't Care	Deselect	Output and Write Disabled

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

Parameters	Description	Test Conditions	Typ		Unit	
			Min	(Note 1) Max		
V_{OL}	Output LOW Voltage	$V_{CC} = \text{MIN},$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 16\text{mA}$	0.350	0.45	Volts
			$I_{OL} = 20\text{mA}$	0.380	0.5	
V_{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2)	2.0			Volts
V_{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs (Note 2)			0.8	Volts
I_{IL}	Input LOW Current	$V_{CC} = \text{MAX},$ $V_{IN} = 0.40\text{V}$	$\overline{WE}, D_0 - D_3, A_0 - A_3$	-0.015	-0.25	mA
			\overline{CS}	-0.030	-0.25	
I_{IH}	Input HIGH Current	$V_{CC} = \text{MAX}, V_{IN} = 2.4\text{V}$		0.0	10	μA
I_{CC}	Power Supply Current	All inputs = GND $V_{CC} = \text{MAX}$	COM'L	75	100	mA
			MIL	75	105	
V_{CL}	Input Clamp Voltage	$V_{CC} = \text{MIN}, I_{IN} = -18\text{mA}$		-0.850	-1.2	Volts
I_{CEX}	Output Leakage Current	$V_{CS} = V_{IH}$ $V_{OUT} = 2.4\text{V}$ $V_{CS} = V_{IH}$ or $V_{\overline{WE}} = V_{IL}$		0	40	μA

Notes: 1. Typical limits are at $V_{CC} = 5.0\text{V}$ and $T_A = 25^\circ\text{C}$.

2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

ITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

Conditions: See Figures 3 and 4 and Notes 3 and 4


Parameters	Description		Am3101-1 • Am54/7489-1				Am3101 • Am54/7489				Units		
			Typ (Note 1)	COM'L		MIL		Typ (Note 1)	COM'L			MIL	
				Min	Max	Min	Max		Min	Max		Min	Max
$t_{HL}(A)$	Delay from Address to Output	See Fig. 2	22		35		50	32		50		60	ns
$t_{L}(\overline{CS})$	Delay from Chip Select (LOW) to Active Output and Correct Data	See Fig. 2	14		17		25	20		30		40	ns
$t_{L}(\overline{WE})$	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery – See Note 2)	See Fig. 1	19		35		50	30		50		60	ns
A)	Setup Time Address (Prior to Initiation of Write)	See Fig. 1	-6.0	0		0		-6.0	0		0		ns
A)	Hold Time Address (After Termination of Write)	See Fig. 1	-2.5	0		0		-2.5	0		0		ns
DI)	Setup Time Data Input (Prior to Termination of Write)	See Fig. 1	18	25		25		24	30		30		ns
DI)	Hold Time Data Input (After Termination of Write)	See Fig. 1	-4.0	0		0		-4.0	0		0		ns
$t_{W}(\overline{WE})$	MIN Write Enable Pulse Width to Insure Write	See Fig. 1	18	25		25		24	30		30		ns
$t_{L}(\overline{CS})$	Delay from Chip Select (HIGH) to Inactive Output (Hi-Z)	See Fig. 2	13		17		25	20		30		40	ns
$t_{L}(DI)$	Delay Data Input to Correct Data Output ($\overline{WE} = \overline{CS} = V_{IL}$)	See Fig. 1	18		35		50	30		50		60	ns

es: 1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

2. Output is conditioned to data in (inverted) during write to insure correct data is present on all outputs during write and after write is terminated.

3. $t_{PLH}(A)$ and $t_{PHL}(A)$ are tested with S_1 closed and $C_L = 30pF$ with both input and output timing referenced to 1.5V.4. For open collector, all delays from Write Enable (\overline{WE}) or Chip Select (\overline{CS}) inputs to the Data Output (D_{OUT}), $t_{PLZ}(\overline{WE})$, $t_{PLZ}(\overline{CS})$, $t_{PZL}(\overline{WE})$ and $t_{PZL}(\overline{CS})$ are measured with S_1 closed and $C_L = 30pF$; and with both the input and output timing referenced to 1.5V.**CONNECTION DIAGRAMS**
Top Views


DIP



BPM-245


Note: Pin 1 is marked for orientation.

Chip-Pak™



SWITCHING WAVEFORMS

WRITE MODE



BPM-246


Write Cycle Timing. The cycle is initiated by an address change. After $t_p(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_p(A)$ min must be allowed before the address may be changed again. The output will be inactive while the write enable is (WE) LOW.

Figure 1

KEY TO TIMING DIAGRAM

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

READ MODE




BPM-247

Switching delays from address and chip select inputs to the data output. A disabled output is HIGH.

Figure 2

AC TEST LOAD AND WAVEFORM



BPM-248

Figure 3

INPUT PULSES




Figure 4

BPM-249

ORDERING INFORMATION

Speed Selection	Order Code	Package Type (Note 1)	Screening Flow Code (Note 2)	Operating Range (Note 3)						
	Open Collector									
35ns	AM3101-1PC AM7489-1N	P-16-1 P-16-1	C-1 C-1	COM'L						
	AM3101-1DC AM7489-1J AM3101-1DCB AM7489-1JB AM3101-1LC AM7489-1LC AM3101-1LCB AM7489-1LCB	D-16-1 D-16-1 D-16-1 D-16-1 Consult Factory Consult Factory Consult Factory Consult Factory	C-1 C-1 B-1 B-1 C-1 C-1 B-1 B-1							
	50ns	AM3101-1DM AM5489-1J AM3101-1DMB AM5489-1JB AM3101-1FM AM5489-1W AM3101-1FMB AM5489-1WB AM3101-1LM AM5489-1LM AM3101-1LMB AM5489-1LMB	D-16-1 D-16-1 D-16-1 D-16-1 F-16-1 F-16-1 F-16-1 F-16-1 Consult Factory Consult Factory Consult Factory Consult Factory		C-3 C-3 B-3 B-3 C-3 C-3 B-3 B-3 C-3 C-3 B-3 B-3	MIL				
		50ns	AM3101PC AM7489N		P-16-1 P-16-1		C-1 C-1	COM'L		
			AM3101DC AM7489J AM3101DCB AM7489JB AM3101LC AM7489LC AM3101LCB AM7489LCB		D-16-1 D-16-1 D-16-1 D-16-1 Consult Factory Consult Factory Consult Factory Consult Factory		C-1 C-1 B-1 B-1 C-1 C-1 B-1 B-1			
			60ns		AM3101DM AM5489J AM3101DMB AM5489JB AM3101FM AM5489W AM3101FMB AM5489WB AM3101LM AM5489LM AM3101LMB AM5489LMB		D-16-1 D-16-1 D-16-1 D-16-1 F-16-1 F-16-1 F-16-1 F-16-1 Consult Factory Consult Factory Consult Factory Consult Factory		C-3 C-3 B-3 B-3 C-3 C-3 B-3 B-3 C-3 C-3 B-3 B-3	MIL

Notes: 1. P = Molded DIP, D = Hermetic DIP, L = Chip-Pak, F = Cerpak. Number following letter is number of leads.

2. Levels C-1 and C-3 conform to MIL-STD-883, Class C.

Levels B-1 and B-3 conform to MIL-STD-883, Class B.

3. See Operating Range Table.

This device is also available in die form selected to commercial and military specifications.
Pad layout and bonding diagram available upon request.

3