## - Functionally Equivalent to QS3384 and QS3L384

- $5-\Omega$ Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB, DBQ), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages


## description

The SN74CBTS3384 provides ten bits of high-speed TTL-compatible bus switching with Schottky diodes on the I/Os to clamp undershoot. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as two 5-bit bus switches with separate output-enable ( $\overline{\mathrm{OE}})$ inputs. When $\overline{\mathrm{OE}}$ is low, the switch is on, and port $A$ is connected to port $B$. When $\overline{O E}$ is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBTS3384 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.


## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | . 5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\text {I }}$ (see Note 1) | 0.5 V to 7 V |
| Continuous channel current | 128 mA |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I} / \mathrm{O}}<0\right)$ | -50 mA |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 2): DB package | $63^{\circ} \mathrm{C} / \mathrm{W}$ |
| DBQ package | $61^{\circ} \mathrm{C} / \mathrm{W}$ |
| DGV package | $86^{\circ} \mathrm{C} / \mathrm{W}$ |
| DW package | $46^{\circ} \mathrm{C} / \mathrm{W}$ |
| PW package | $88^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | ${ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| esses beyond those listed under "absolute maximum ratings" may cause permanen ctional operation of the device at these or any other conditions beyond those ind lied. Exposure to absolute-maximum-rated conditions for extended periods may | ratings only, and onditions" is not |
| ES: 1. The input and output negative-voltage ratings may be exceeded if the in <br> 2. The package thermal impedance is calculated in accordance with JESD | observed. |

recommended operating conditions (see Note 3)

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ Supply voltage | 4 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ High-level control input voltage | 2 |  | V |
| $\mathrm{V}_{\text {IL }} \quad$ Low-level control input voltage |  | 0.8 | V |
| $\mathrm{T}_{\text {A }} \quad$ Operating free-air temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^0]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -0.6 | V |
| 1 | IIL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=$ GND |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | IIH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 150 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{I}=0$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lCC}^{\ddagger}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2.5 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=3 \mathrm{~V}$ or 0 |  |  |  | 6 |  | pF |
| $\mathrm{C}_{\mathrm{io}}$ (OFF) |  | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 , | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 6.5 |  | pF |
| $\mathrm{r}_{\text {on }}{ }^{\text {§ }}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \\ & \text { TYP at } \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$, | $\mathrm{I}=15 \mathrm{~mA}$ |  | 14 | 20 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=0$ | $\mathrm{I}_{1}=64 \mathrm{~mA}$ |  | 5 | 7 |  |
|  |  | $\boldsymbol{I}=30 \mathrm{~mA}$ |  |  | 5 | 7 |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=15 \mathrm{~mA}$ |  | 10 | 15 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND.
§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two ( $A$ or $B$ ) terminals.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| $t_{p d}{ }^{\text {I }}$ | A or B | B or A | 0.35 | 0.25 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | $A$ or B | 6.2 | 1.95 .7 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B | 5.5 | 2.15 | ns |

TThe propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{tPLZ}^{\prime} / \mathrm{tPZL}$ | 7 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. tpZL and tPZH are the same as ten.
G. $\quad \mathrm{P} P \mathrm{LH}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.



## SN74CBTS3384, 10-Bit FET Bus Switch With Schottky Diode Clamping

 Device Status: Active$>$ Description
$>$ Features
$>$ Datasheets
> Pricing/Samples/Availability
> Application Notes
$>$ Related Documents
$>$ Training

| Parameter Name | SN74CBTS3384 |
| :--- | :--- |
| Voltage Nodes (V) | 4,5 |
| Vcc range (V) | 4.0 to 5.5 |
| No. of Bits | 10 |
| ron(max) (ohms) | 7 |
| tpd(max) (ns) | 0.25 |

## Description

The SN74CBTS3384 provides ten bits of high-speed TTL-compatible bus switching with Schottky diodes on the I/Os to clamp undershoot. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as two 5-bit bus switches with separate output-enable (OE<br>) inputs. When OE\ is low, the switch is on, and port A is connected to port B . When $\mathrm{OE} \backslash$ is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBTS3384 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## Features

- Functionally Equivalent to QS3384 and QS3L384
- 5- $\Omega$ Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB, DBQ), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

To view the following documents, $\underline{\text { Acrobat Reader 3.x is required. }}$
To download a document to your hard drive, right-click on the link and choose 'Save'.

## Datasheets

Full datasheet in Acrobat PDF: scds024i.pdf (71 KB)
Full datasheet in Zipped PostScript: scds024i.psz (69 KB)

## Pricing/Samples/Availability

| Orderable Device | Package | Pins | $\underline{T e m p}\left({ }^{\circ} \mathrm{C}\right)$ | Status | $\begin{gathered} \text { Price/unit } \\ \text { USD (100-999) } \end{gathered}$ | Pack Qty | Availability / Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74CBTS3384DBLE | DB | 24 | -40 TO 85 | OBSOLETE |  |  |  |
| SN74CBTS3384DBQR | DBQ | 24 | -40 TO 85 | ACTIVE | 1.34 | 2500 | Check stock or order |
| SN74CBTS3384DBR | DB | 24 | -40 TO 85 | ACTIVE | 1.17 | 2000 | Check stock or order |
| SN74CBTS3384DW | DW | 24 | -40 TO 85 | ACTIVE | 1.40 | 25 | Check stock or order |
| SN74CBTS3384DWR | DW | 24 | -40 TO 85 | ACTIVE | 1.20 | 2000 | Check stock or order |
| SN74CBTS3384PWLE | PW | 24 | -40 TO 85 | OBSOLETE |  |  |  |
| SN74CBTS3384PWR | PW | 24 | -40 TO 85 | ACTIVE | 1.17 | 2000 | Check stock or order |

## Application Reports

View Application Reports for Digital Logic

- 5-V To 3.3-V Translation With The SN74CBTD3384 (SCDA003B - Updated: 03/01/1997)
- Flexible Voltage-Level Translation With CBT Family Devices (SCDA006 - Updated: 07/20/1999)
- Implications Of Slow Or Floating CMOS Inputs (SCBA004C - Updated: 02/01/1998)
- Low-Voltage Bus-Switch Technology And Applications (SCDA005 - Updated: 12/01/1997)
- Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices (SCEA005 - Updated: 12/01/1997)
- SN74CBTS3384 Bus Switches Provide Fast Connection And Ensure Isolation (SCDA002A - Updated: 08/01/1996)
- TI Logic Solutions for Memory Interleaving With the Intel440BX Chipset (SCCA001 - Updated: 04/08/1999)
- Texas Instruments Crossbar Switches (SCDA001A - Updated: 06/01/1995)
- Texas Instruments Solution for Undershoot Protection for Bus Switches (SCDA007- Updated: 04/13/2000)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB - Updated: 05/01/1996)


## Related Documents

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB - Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB - Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 284 KB - Updated: 07/28/2000)
- More Power In Less Space - Technical Article (SCAU001A, 850 KB - Updated: 03/01/1996)

Table Data Updated on: 8/31/2000
© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy


[^0]:    NOTE 3: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

