

- Low $r_{DS(on)}$. . . 5 Ω Typical
- Avalanche Energy . . . 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Devices Are Cascadable
- Low Power Consumption

description


The TPIC6B595 is a monolithic, high-voltage, medium-current power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift-register clear (SRCLR) is high. When SRCLR is low, the input shift register is cleared. When output enable (\bar{G}) is held high, all data in the output buffers is held low and all drain outputs are off. When \bar{G} is held low, data from the storage register is transparent to the output buffers. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOS-transistor outputs have sink-current capability. The serial output (SER OUT) allows for cascading of the data from the shift register to additional devices.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at $T_C = 25^\circ\text{C}$. The current limit decreases as the junction temperature increases for additional device protection.


The TPIC6B595 is characterized for operation over the operating case temperature range of -40°C to 125°C .

DW OR N PACKAGE
(TOP VIEW)



NC – No internal connection

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TPIC6B595 POWER LOGIC 8-BIT SHIFT REGISTER


SLIS032 - APRIL 1994

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

schematic of inputs and outputs



absolute maximum ratings over recommended operating case temperature range (unless otherwise noted)†

Logic supply voltage, V_{CC} (see Note 1)	7 V
Logic input voltage range, V_I	-0.3 V to 7 V
Power DMOS drain-to-source voltage, V_{DS} (see Note 2)	50 V
Continuous source-to-drain diode anode current	500 mA
Pulsed source-to-drain diode anode current (see Note 3)	1 A
Pulsed drain current, each output, all outputs on, I_D , $T_C = 25^\circ\text{C}$ (see Note 3)	500 mA
Continuous drain current, each output, all outputs on, I_D , $T_C = 25^\circ\text{C}$	150 mA
Peak drain current single output, I_{DM} , $T_C = 25^\circ\text{C}$ (see Note 3)	500 mA
Single-pulse avalanche energy, E_{AS} (see Figure 4)	30 mJ
Avalanche current, I_{AS} (see Note 4)	500 mA
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T_J	-40°C to 150°C
Operating case temperature range, T_C	-40°C to 125°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Each power DMOS source is internally connected to GND.

3. Pulse duration $\leq 100 \mu\text{s}$ and duty cycle $\leq 2\%$.

4. DRAIN supply voltage = 15 V, starting junction temperature (T_{JS}) = 25°C, $L = 200 \text{ mH}$, $I_{AS} = 0.5 \text{ A}$ (see Figure 4).

DISSIPATION RATING TABLE

PACKAGE	$T_C \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_C = 25^\circ\text{C}$	$T_C = 125^\circ\text{C}$ POWER RATING
DW	1389 mW	11.1 mW/°C	278 mW
N	1050 mW	10.5 mW/°C	263 mW

TPIC6B595

POWER LOGIC 8-BIT SHIFT REGISTER

SLIS032 – APRIL 1994

recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V_{CC}	4.5	5.5	V
High-level input voltage, V_{IH}	0.85 V_{CC}		V
Low-level input voltage, V_{IL}		0.15 V_{CC}	V
Pulsed drain output current, $T_C = 25^\circ C$, $V_{CC} = 5 V$ (see Notes 3 and 5)	-500	500	mA
Setup time, SER IN high before SRCK↑, t_{SU} (see Figure 2)	20		ns
Hold time, SER IN high after SRCK↑, t_h (see Figure 2)	20		ns
Pulse duration, t_w (see Figure 2)	40		ns
Operating case temperature, T_C	-40	125	°C

electrical characteristics, $V_{CC} = 5 V$, $T_C = 25^\circ C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{(BR)DSX}$	Drain-to-source breakdown voltage	$I_D = 1 \text{ mA}$	50			V
V_{SD}	Source-to-drain diode forward voltage	$I_F = 100 \text{ mA}$		0.85	1	V
V_{OH}	High-level output voltage, SER OUT	$I_{OH} = -20 \mu\text{A}$, $V_{CC} = 4.5 \text{ V}$	4.4	4.49		V
		$I_{OH} = -4 \text{ mA}$, $V_{CC} = 4.5 \text{ V}$	4	4.2		
V_{OL}	Low-level output voltage, SER OUT	$I_{OL} = 20 \mu\text{A}$, $V_{CC} = 4.5 \text{ V}$	0.005	0.1		V
		$I_{OL} = 4 \text{ mA}$, $V_{CC} = 4.5 \text{ V}$	0.3	0.5		
I_{IH}	High-level input current	$V_{CC} = 5.5 \text{ V}$, $V_I = V_{CC}$			1	μA
I_{IL}	Low-level input current	$V_{CC} = 5.5 \text{ V}$, $V_I = 0$			-1	μA
I_{CC}	Logic supply current	$V_{CC} = 5.5 \text{ V}$	All outputs off	20	100	μA
			All outputs on	150	300	
$I_{CC(FRQ)}$	Logic supply current at frequency	$f_{SRCK} = 5 \text{ MHz}$, All outputs off,	$C_L = 30 \text{ pF}$, See Figures 2 and 6	0.4	5	mA
I_N	Nominal current	$V_{DS(on)} = 0.5 \text{ V}$, $I_N = I_D$, $T_C = 85^\circ C$	See Notes 5, 6, and 7	90		mA
I_{DSX}	Off-state drain current	$V_{DS} = 40 \text{ V}$, $V_{CC} = 5.5 \text{ V}$		0.1	5	μA
		$V_{DS} = 40 \text{ V}$, $V_{CC} = 5.5 \text{ V}$, $T_C = 125^\circ C$		0.15	8	
$r_{DS(on)}$	Static drain-source on-state resistance	$I_D = 100 \text{ mA}$, $V_{CC} = 4.5 \text{ V}$	See Notes 5 and 6 and Figures 7 and 8	4.2	5.7	Ω
		$I_D = 100 \text{ mA}$, $T_C = 125^\circ C$, $V_{CC} = 4.5 \text{ V}$		6.8	9.5	
		$I_D = 350 \text{ mA}$, $V_{CC} = 4.5 \text{ V}$		5.5	8	

- NOTES:
3. Pulse duration $\leq 100 \mu\text{s}$ and duty cycle $\leq 2\%$.
 5. Technique should limit $T_J - T_C$ to $10^\circ C$ maximum.
 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at $T_C = 85^\circ C$.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_C = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output from \bar{G}	$C_L = 30 \text{ pF}$, $I_D = 100 \text{ mA}$, See Figures 1, 2, and 9	150		ns	
t_{PHL} Propagation delay time, high-to-low-level output from \bar{G}		90		ns	
t_r Rise time, drain output		200		ns	
t_f Fall time, drain output		200		ns	
t_a Reverse-recovery-current rise time	$I_F = 100 \text{ mA}$, $dI/dt = 20 \text{ A}/\mu\text{s}$, See Notes 5 and 6 and Figure 3	100			
t_{rr} Reverse-recovery time		300		ns	


NOTES: 5. Technique should limit $T_J - T_C$ to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

thermal resistance

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$R_{\theta JA}$ Thermal resistance, junction-to-ambient	DW package	90		
	N package	95		$^\circ\text{C/W}$

PARAMETER MEASUREMENT INFORMATION





NOTES: A. The word generator has the following characteristics: $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$, $t_w = 300 \text{ ns}$, pulsed repetition rate (PRR) = 5 kHz, $Z_O = 50 \Omega$.
B. C_L includes probe and jig capacitance.

Figure 1. Resistive-Load Test Circuit and Voltage Waveforms

TPIC6B595 POWER LOGIC 8-BIT SHIFT REGISTER

SLIS032 – APRIL 1994



PARAMETER MEASUREMENT INFORMATION



INPUT SETUP AND HOLD WAVEFORMS

- NOTES: A. The word generator has the following characteristics: $t_r \leq 10$ ns, $t_f \leq 10$ ns, $t_w = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_O = 50 \Omega$.
 B. C_L includes probe and jig capacitance.

Figure 2. Test Circuit, Switching Times, and Voltage Waveforms



CURRENT WAVEFORM


- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
 B. The V_{GG} amplitude and R_G are adjusted for $di/dt = 20$ A/μs. A V_{GG} double-pulse train is used to set $i_F = 0.1$ A, where $t_1 = 10$ μs, $t_2 = 7$ μs, and $t_3 = 3$ μs.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



SINGLE-PULSE AVALANCHE ENERGY TEST CIRCUIT



VOLTAGE AND CURRENT WAVEFORMS

- NOTES: A. The word generator has the following characteristics: $t_f \leq 10$ ns, $t_r \leq 10$ ns, $Z_O = 50 \Omega$.
 B. Input pulse duration, t_W , is increased until peak current $I_{AS} = 0.5$ A.
 Energy test level is defined as $EAS = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$ mJ.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS




Figure 5




Figure 6

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 555320 • DALLAS, TEXAS 75255

TPIC6B595
POWER LOGIC 8-BIT SHIFT REGISTER

SLIS032 - APRIL 1994

TYPICAL CHARACTERISTICS




Figure 7




Figure 8




Figure 9

NOTE A: Technique should limit $T_J - T_C$ to 10°C maximum.

THERMAL INFORMATION




Figure 10




Figure 11



POST OFFICE BOX 655303 • DALLAS, TEXAS 75266