SCDS024J - MAY 1995 - REVISED OCTOBER 2000

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels

description

The SN74CBTS3384 provides ten bits of high-speed TTL-compatible bus switching with Schottky diodes on the I/Os to clamp undershoot. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as two 5-bit bus switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open and the high-impedance state exists between the two ports.

DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)

1 <u>OE</u> [1	U	24	v _{cc}
1B1 [2		23	2B5
1A1 [3		22	2A5
1A2 [4		21	2A4
1B2 [5		20	2B4
1B3 [6		19	2B3
1A3 [7		18	2A3
1A4 [8		17	2A2
1B4 [9		16	2B2
1B5 [10		15	2B1
1A5 [11		14	2 <u>A1</u>
GND [12		13	20E

ORDERING INFORMATION

	TA	PACKAGE	<u>:</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
Γ		SOIC - DW	Tube	SN74CBTS3384DW	CBTS3384	
d		SOIC - DVV	Tape and reel	SN74CBTS3384DWR		
1	0°C to 70°C	SSOP - DB	Tape and reel	SN74CBTS3384DBR	CR384	
I	0 0 10 70 0	SSOP (QSOP) - DBQ	Tape and reel	SN74CBTS3384DBQR	CBTS3384	
١		TSSOP – PW	Tape and reel	SN74CBTS384PWR	CR384	
L		TVSOP – DGV	Tape and reel	SN74CBTS3834DGVR	CR384	

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each 5-bit bus switch)


INP	UTS	INPUTS/OUTPUTS			
10E	20E	1B1-1B5	2B1-2B5		
L	L	1A1-1A5	2A1-2A5		
L	Н	1A1-1A5	Z		
Н	L	Z	2A1-2A5		
Н	Н	Z	Z		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I_{IK} ($V_{I/O} < 0$)		–50 mA
Package thermal impedance, θ _{JA} (see Note 2):	DB package	63°C/W
-	DBQ package	61°C/W
	DGV package	86°C/W
	DW package	46°C/W
	PW package	88°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SCDS024J - MAY 1995 - REVISED OCTOBER 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS				TYP†	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-0.6	V
ļ.,	I _{IL}	$V_{CC} = 5.5 \text{ V},$	V _I = GND				-1	
lı .	Iн	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V				150	μA
Icc		$V_{CC} = 5.5 \text{ V},$	$I_{O} = 0,$	$V_I = V_{CC}$ or GND			3	μΑ
ΔI _{CC} ‡	Control inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control inputs	V _I = 3 V or 0				6		pF
C _{io(OFF)})	$V_0 = 3 \text{ V or } 0,$	OE = V _{CC}			6.5		pF
		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V _I = 2.4 V,	I _I = 15 mA		14	20	
ron§			\/ı = 0	I _I = 64 mA		5	7	Ω
J		V _{CC} = 4.5 V	V _I = 0	I _I = 30 mA		5	7	
			V _I = 2.4 V,	I _I = 15 mA		10	15	

 $[\]dagger$ All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	4 V	VCC =	= 5 V 5 V	UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	
$t_{pd}\P$	A or B	B or A		0.35		0.25	ns
t _{en}	ŌĒ	A or B		6.2	1.9	5.7	ns
t _{dis}	ŌĒ	A or B		5.5	2.1	5.2	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

[§] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

SCDS024J - MAY 1995 - REVISED OCTOBER 2000

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

* Texas Instruments	THE WORLD	LEADER I	N DSP AND	ANALOG
Products	Development	t Tools	Applicati	ons 🔻
Search GO	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	□ Employment □ Tl Global

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY | SAMPLES | APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74CBTS3384, 10-Bit FET Bus Switch With Schottky Diode Clamping

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74CBTS3384		
Voltage Nodes (V)	4, 5		
Vcc range (V)	4.0 to 5.5		
No. of Bits	10		
ron(max) (ohms)	7		
tpd(max) (ns)	0.25		

FEATURES Back to Top

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels

DESCRIPTION Back to Top

The SN74CBTS3384 provides ten bits of high-speed TTL-compatible bus switching with Schottky diodes on the I/Os to clamp undershoot. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as two 5-bit bus switches with separate output-enable (OE\) inputs. When OE\ is low, the switch is on, and port A is connected to port B. When OE\ is high, the switch is open and the high-impedance state exists between the two ports.

TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: scds024j.pdf (72 KB) (Updated: 10/16/2000) Full datasheet in Zipped PostScript: scds024j.psz (71 KB)

APPLICATION NOTES

▲Back to Top

View Application Reports for <u>Digital Logic</u>

- 5-V To 3.3-V Translation With The SN74CBTD3384 (SCDA003B Updated: 03/01/1997)
- <u>Flexible Voltage-Level Translation With CBT Family Devices</u> (SCDA006 Updated: 07/20/1999)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Low-Voltage Bus-Switch Technology And Applications (SCDA005 Updated: 12/01/1997)
- Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices (SCEA005 Updated: 12/01/1997)
- <u>SN74CBTS3384 Bus Switches Provide Fast Connection And Ensure Isolation</u> (SCDA002A Updated: 08/01/1996)
- <u>TI Logic Solutions for Memory Interleaving With the Intel440BX Chipset</u> (SCCA001 Updated: 04/08/1999)
- Texas Instruments Crossbar Switches (SCDA001A Updated: 06/01/1995)
- <u>Texas Instruments Solution for Undershoot Protection for Bus Switches</u> (SCDA007 Updated: 04/13/2000)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB Updated: 05/01/1996)

RELATED DOCUMENTS

▲Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES Back to Top

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	<u>SAMPLES</u>
SN74CBTS3384DBQR	<u>DBQ</u>	24	-40 TO 85	ACTIVE	Request Samples
SN74CBTS3384DW	<u>DW</u>	24	-40 TO 85	ACTIVE	Request Samples
SN74CBTS3384PWLE	<u>PW</u>	24	-40 TO 85	OBSOLETE	

PRICING/AVAILABILITY Back to Top

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	PRICING/AVAILABILITY
SN74CBTS3384DBLE	<u>DB</u>	24	-40 TO 85	OBSOLETE			
SN74CBTS3384DBQR	<u>DBQ</u>	24	-40 TO 85	ACTIVE	1.34	2500	Check stock or order
SN74CBTS3384DBR	<u>DB</u>	24	-40 TO 85	ACTIVE	1.17	2000	Check stock or order
SN74CBTS3384DGVR	<u>DGV</u>	24		ACTIVE	1.25	2000	Check stock or order
SN74CBTS3384DW	<u>DW</u>	24	-40 TO 85	ACTIVE	1.17	25	Check stock or order
			-40 TO				

3 of 3

SN74CBTS3384DWR	<u>DW</u>	24	85	ACTIVE	1.20	2000	Check stock or order
SN74CBTS3384PWLE	<u>PW</u>	24	-40 TO 85	OBSOLETE			
SN74CBTS3384PWR	<u>PW</u>	24	-40 TO 85	ACTIVE	1.17	2000	Check stock or order

Table Data Updated on: 11/15/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>