
Microprocessor With Clock and Optional RAM

The MC6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip. In addition, the MC6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing VCC standby; thus, facilitating memory retention during a power-down situation.

The MC6802 is completely software compatible with the MC6800 as well as the entire M6800 family of parts. Hence, the MC6802 is expandable to 64K words.

- On-Chip Clock Circuit
- 128×8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the MC6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability



This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.3 to $+7.0$	V
Input Voltage	Vin	-0.3 to $+7.0$	٧
Operating Temperature Range MC6802, MC680A02, MC680B02 MC6802C, MC680A02C	TA	0 to +70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Average Thermal Resistance (Junction to Ambient) Plastic	ALθ	100	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA})$$

(1)

where:

= Ambient Temperature, °C T_A

= Package Thermal Resistance, Junction-to-Ambient, °C/W AL^{θ}

 P_{D}

PINT

= P_{INT} + P_{PORT} = I_{CC} × V_{CC}, Watts — Chip Internal Power = Port Power Dissipation, Watts — User Determined

For most applications PPORT PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{DRT} is neglected) is: $P_D = K \div (T_J + 273^{\circ}C)$

$$P_D = K \div (T_1 + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$P_{D} \cdot (T_{\Delta} + 273^{\circ}C) + \theta_{JA} \cdot P_{D}^{2}$$
(3)

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta J_A \cdot P_D^2 \tag{3}$ where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

DC ELECTRICAL CHARACTERISTICS $(V_{DD} = +5.0 \text{ Vdc} \pm 0.5\%, V_{SS} = 0, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, <u>EXTAL</u> RESET	VIH	V _{SS} + 2.0 V _{SS} + 4.0	-	VCC VCC	٧
Input Low Voltage	Logic, EXTAL, RESET	VIL	V _{SS} - 0.3		V _{SS} + 0.8	٧
Input Leakage Current (Vin=0 to 5.25 V, VDD=	max) Logic	lin	_	1.0	2.5	μА
Output High Voltage $(I_{Load} = -205 \mu A, V_{CC} = min)$ $(I_{Load} = -145 \mu A, V_{CC} = min)$ $(I_{Load} = -100 \mu A, V_{CC} = min)$	D0-D7 A0-A15, R/W, VMA, E BA	Vон	V _{SS} + 2.4 V _{SS} + 2.4 V _{SS} + 2.4			٧
Output Low Voltage (ILoad = 1.6 mA, VCC = min)	VOI	_	_	V _{SS} + 0.4	V
Internal Power Dissipation (Measured at $T_A = 0^\circ$	C)	PINT	_	0.750	1.0	W
V _{DD} Standby	Power Down Power Up	V _{SBB} V _{SB}	4.0 4.75	_	5.25 5.25	٧
Standby Current		ISBB	_	_	8.0	mA
Capacitance # $(V_{in} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	D0-D7 Logic Inputs <u>,</u> EXTAL A0-A15, R/W, VMA	C _{in} C _{out}		10 6.5 —	12.5 10 12	pF

^{*}In power-down mode, maximum power dissipation is less than 42 mW.

CONTROL TIMING $(V_{CC} = 5.0 \text{ V} \pm 5\%, V_{SS} = 0, T_A = T_L \text{ to } T_H)$, unless otherwise noted)

Characteristic	C	MC	6802	MC	8A02	MC6	1	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Frequency of Operation	fo	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Crystal Frequency	fXTAL	1.0	4.0	1.0	6.0	1.0	8.0	MHz
External Oscillator Frequency	4xf ₀	0.4	4.0	0.4	6.0	0.4	8.0	MHz
Crystal Oscillator Start Up Time	t _{rc}	100	_	100	_	100		ms
Processor Controls (HALT, MR, RE, RESET, IRQ NMI) Processor Control Setup Time Processor Control Rise and Fall Time (Does Not Apply to RESET)	tPCS tPCr, tPCf	200	_ 100	140	100	110	— 100	ns

[#]Capacitances are periodically sampled rather than 100% tested.

BUS TIMING CHARACTERISTICS

ldent.			MC	5802	MC6	8A02	MC6	8B02	Unit
Number	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Cycle Time	tcyc	1.0	10	0.667	10	0.5	10	μς
2	Pulse Width, E Low	PWEL	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	t _r , t _f	_	25		25	_	25	ns
9	Address Hold Time*	tAH	20	_	20	_	20		ns
12	Non-Muxed Address Valid Time to E (see Note 4)	tAV1 tAV2	160 —	 270	100 —	_	50 —	_	ns
17	Read Data Setup Time	tDSR	100		70		60		пѕ
18	Read Data Hold Time	tDHR	10		10		10	_	ns
19	Write Data Delay Time	tDDW		225		170	_	160	ns
21	Write Data Hold Time*	tDHW	30		20		20		ns
29	Usable Access Time (see Note 4)	tACC	535		335		235		ns

^{*}Address and data hold times are periodically tested rather than 100% tested.




FIGURE 2 - BUS TIMING

NOTES:

- Voltage levels shown are V_L≤0.4 V, V_H≥2.4 V, unless otherwise specified.
 Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
 Usable access time is computed by: 12+3+4-17.

- 4. If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68B02). On-board RAM can be used for data storage
- 5. All electrical and control characteristics are referenced from: $T_L = 0$ °C minimum and $T_H = 70$ °C maximum.




FIGURE 4 — TYPICAL DATA BUS OUTPUT DELAY Versus CAPACITIVE LOADING






FIGURE 5 — TYPICAL READ/WRITE, VMA AND ADDRESS OUTPUT DELAY Versus CAPACITIVE LOADING







A general block diagram of the MC6802 is shown in Figure 1. As shown, the number and configuration of the registers are the same as for the MC6800. The 128×8-bit RAM* has been added to the basic MPU. The first 32 bytes can be retained during powerup and powerdown conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

PROGRAM COUNTER

The program conter is a two byte (16-bit) register that points to the current program address.

STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external pushdown/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

ACCUMULATORS


The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 8 shows the order of saving the microprocessor status within the stack.

FIGURE 7 — PROGRAMMING MODEL OF THE MICROPROCESSING UNIT




^{*}If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02 and MC68B02). On-board RAM can be used for data storage with all parts.

FIGURE 8 - SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK



IXH = Index Register, Higher Order 8 Bits IXL = Index Register, Lower Order 8 Bits PCH = Program Counter, Higher Order 8 Bits

PCL = Program Counter, Lower Order 8 Bits



MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the MC6800 except that TSC, DBE, $\phi1,\ \phi2$ input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready (MR)

VCC Standby

Enable ϕ 2 Output (E)

The following is a summary of the MPU signals:

ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability

DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the $\overline{\text{HALT}}$ mode, the machine will stop at the end of an instruc-

tion, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the HALT line must occur tpcs before the rising edge of E and the HALT line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA) — The bus available signal will normally be in the low state, when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the

WAIT state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF

INTERRUPT REQUEST (IRQ)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being excuted before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT is low

A nominal 3 k Ω pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. \overline{IRQ} may be tied directly to VCC if not used

RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execu-

tion of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFFE, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ. Power-up and reset timing and power-down sequences are shown in Figures 9 and 10, respectively

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the $t_{\rm C}$ power-up reset that is required.

When RESET is released it *must* go through the low-to-high threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset.


NON-MASKABLE INTERRUPT (NMI)

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text{NMI}}$ signal. The interrupt mask bit in the condition code register has no effect on $\overline{\text{NMI}}$

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k Ω pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. NMI may be tied

FIGURE 9 - POWER-UP AND RESET TIMING



NOTE If option 1 is chosen, RESET and RE pins can be tied together

directly to V_{CC} if not used Inputs \overline{IRO} and \overline{NMI} are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Di	tor	Vec
Description	LS	MS
Restart	FFFE \$FFFF	
Non-Maskable Interru	\$FFFD	\$FFFC
Software Interrupt	\$FFFB	\$FFFA
Interrupt Request	\$FFF9	\$FFF8

FIGURE 10 - POWER-DOWN SEQUENCE




FIGURE 11 - MPU FLOWCHART






FIGURE 12 - CRYSTAL SPECIFICATIONS



Y1	C _{in}	Cout
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading



Nominal Crystal Parameters*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
RS	60 D	50 Ω	30-50 Ω	20-40 Ω
CO	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0 02 pF	0.01-0.02 pF
a	>40K	> 30K	> 20K	> 20K

^{*}These are representative AT-cut parallel resonance crystal parameters only Crystals of other types of cuts may also be used.

Figure 13 - SUGGESTED PC BOARD LAYOUT

Example of Board Design Using the Crystal Oscillator




FIGURE 14 - MEMORY READY SYNCHRONIZATION






FIGURE 15 - MR NEGATIVE SETUP TIME REQUIREMENT

E Clock Stretch



The E clock will be stretched at end of E high of the cycle during which MR negative meets the tpcs setup time. The tpcs setup time is referenced to the fall of E. If the tpcs setup time is not met, E will be stretched at the end of the next E-high ½ cycle. E will be stretched in integral multiples of ½ cycles.

Resuming E Clocking



The E clock will resume normal operation at the end of the ½ cycle during which MR assertion meets the tpcs setup time. The tpcs setup time is referenced to transitions of E were it not stretched. If tpcs setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the tpcs references occur, unless the synchronizing circuit of Figure 14 is used.

RAM ENABLE (RE)

A TTL-compatible RAM enable input controls the onchip RAM of the MC6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the onchip RAM during a powerdown situation. RAM Enable must be low three cycles before VCC goes below 4.75 V during powerdown. RE should be tied to the correct high or low state if not used.

EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal

If an external clock is used, it may not be halted for more than $tp_{W\varphi L}$. The MC6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the 4xf₀ signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to VCC) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is $t_{\rm CYC}$.

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to $\phi 2$ on the MC6800. This output is capable of driving one standard TTL load and 130 pF.

VCC STANDBY

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at VSB maximum is ISBB.

MPU INSTRUCTION SET

The instruction set has 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 through 6). The instruction set is the same as that for the MC6800.

MPU ADDRESSING MODES

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds

ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions

IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two- or three-byte instructions.

DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

EXTENDED ADDRESSING

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

RELATIVE ADDRESSING

In relative addressing, the address contained in the second

byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are two-byte instructions.

TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

ABA ADC ADD AND ASL ASR	Add Accumulators Add with Carry Add Logical And Arithmetic Shift Left Arithmetic Shift Right	CLR CLV CMP COM CPX DAA	Clear Clear Overflow Compare Complement Compare Index Register Decimal Adjust	PUL ROL ROR RTI RTS SBA	Pull Data Rotate Left Rotate Right Return from Interrupt Return from Subroutine Subtract Accumulators
BCC BCS BEQ BGE	Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero Branch if Greater or Equal Zero	DEC DES DEX	Decrement Decrement Stack Pointer Decrement Index Register	SBC SEC SEI	Subtract with Carry Set Carry Set Interrupt Mask
BGT BHI BIT BLE BLS	Branch if Greater than Zero Branch if Higher Bit Test Branch if Less or Equal Branch if Lower or Same	EOR INC INS INX JMP	Exclusive OR Increment Increment Stack Pointer Increment Index Register Jump	SEV STA STS STX SUB SWI	Set Overflow Store Accumulator Store Stack Register Store Index Register Subtract Software Interrupt
BLT BMI BNE BPL BRA BSR	Branch if Less than Zero Branch if Minus Branch if Not Equal to Zero Branch if Plus Branch Always Branch to Subroutine	JSR LDA LDS LDX LSR	Jump to Subroutine Load Accumulator Load Stack Pointer Load Index Register Logical Shift Right	TAB TAP TBA TPA TST	Transfer Accumulators Transfer Accumulators to Condition Code Reg Transfer Accumulators Transfer Condition Code Reg, to Accumulator Test
BVC BVS CBA CLC CLL	Branch if Overflow Clear Branch if Overflow Set Compare Accumulators Clear Carry Clear Interrupt Mask	NEG NOP ORA PSH	Negate No Operation Inclusive OR Accumulator Push Data	TSX TXS WAI	Transfer Stack Pointer to Index Register Transfer Index Register to Stack Pointer Wait for Interrupt
	•		•	WAI	Wait for Interrupt

TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

								DRES		_		·] /AN	5	4	3	τ	1
			AME	_		REC	-		DEX			XTNI	⇁		PLIE		(All register labels refer to contents)				Ž	
OPERATIONS	MNEMONIC	OP.		=	OP	<u> </u>	=	GP.	`	=	OP		-=	QP.		=		┿	-	+	+	-
Add	ADDA	38	2	2	98	3	2	A 8	5	2	88	4	3				A · M · A B · M · B	1.1			- 1	1
	A008	СВ	2	2	08	3	2	€8	5	2	FB	4	3	18	2	1	A - 8 - A	i	- 1	- 1	- 1	·
Add Acmitrs	ABA ADCA	89	2	2	99	3	2	A9	5	2	89	4	3	10	٠	•	A · M · C · A	1	•		- 1	i
Add with Carry	AUCA	C9	2	2	09	3	2	E 9	Ś	2	F 9	4	3				8 • M • C • 8	1	•	1	- 1	t
And	ANDA	84	ž	2	94	3	2	A4	5	2	84	4	3				A M - A		•	1	: 1	R
A110	ANDB	C4	2	2	04	3	2	E 4	5	2	F4	4	3				8 · M · S	•	٠	:	:[1	A
Bit Test	BITA	85	2	2	95	3	2	A5	5	7	85	4	3				A - M	•	•	:		A
	8178	CS	2	2	05	3	2	ES	5	2	FS	4	3				8 · M	•	•	1		R
Clear	CLR	ļ					- 1	6 F	7	2	7 F	8	3				00 - M	•	•			A
	CLRA	1					1							4 F	2	1	00 A	•	•			R
	CLAB													SF	2	1	00 .8	•		. 1	- 1	8
Compare	CMPA	81	2	2	91	3	2	Al	5	2	81	4	3				A - M		•		- 1	!
	CMPB	CI	2	2	10	3	2	٤١	5	2	FI	4	3		,		8 .4				- 1	ì
Compare Acmitrs	C8A						-	63	,	2	73	6	3	11	2	1	A 8				٠,	A
Camplement 1 s	COM COMA	ĺ						9.3	•	4	′ 3	3	٠	43	2	1	Ā·A	•	•	1		R
	COMB													53	2	1	i		•	,		R
C 2":	NEG							60	,	2	70	6	3	,,,	•	•	00 M M		•	:		ä
Complement 2's	NEGA							-	•	٠	"	٠	•	40	2	1	00 A - A		•	:		Ğ
Negatei	NEGR	1					ı							50	2	1	00 8 -8	•	•	:		ã
Decimal Adjust A	DAA	1									ĺ			19	2	i	Converts Binary Add of BCD Characters	•	•	ı		ī
Occimal Aujust A	300	1					į							١			into BCO Format					
Decrement	OEC	1						6A	1	2	1A	6	3				M 1 - M	•	•	!	: [₫
	OECA	1												4.4	2	1	A 1 · A	•	•	1	: (હ
	OECB	1												5A	2	1	8 - 1 - 8	•	•	ı	ıΚ	3
Exclusive OR	ARDS	88	2	2	98	3	2	BA	5	2	88	4	3				A⊕M · A	•	•	1	1	R
	EOAB	C8	2	2	08	3	2	83	5	2	F8	4	3				8 ⊙ M · S	•	•	1		R
Increment	INC	1			1			6C	7	2	70	6	3				M + 1 - M	•	•	:	: (
	INCA													40	2	1	A - 1 - 4	•	•	1	1 (Q
	INCB						1							5C	2	1	8 • 1 · 8	•	•	1		G
Load Acmitr	LOAA	86	2	2	96	3	2	Α6	5	2	86	4	3				M · A	•	•	:		R
	LDA8	C6	2	2	06	3	2	€6	5	2	F6	4	3	l			M 8	•	•	1	- 1	R
Or Inclusive	DRAA	8A	2	2	9A	3	2	AA	5	2	l 8A	4	3				A+M -A	•	•	!		Я
	BARD	CA	2	2	DA	3	2	ξA	5	2	FA	4	3				8 * M · B	•	•	1	- 1	R
Push Data	PSHA													36	4	1	A · MSP SP 1 · SP	•	•	•	- 1	•
	PSH8	1			l									37	4		B · MSP SP 1 · SP		:	:		•
Pull Data	PULA	1			1									32	4	1	SP+1 -SP MSP -A SP+1 -SP MSP -B				- 1	
	PUL8				l				,	,	70		3	33	•		SP+1 -SP MSP B			ı		G
Rotate Left	ROL				ļ			69	,	2	79	6	3	49	2	1	[] Co - amino			li	ik	Ğ
	ROLA	1												59	2	1	8 C 67 - 60			i	i	Ğ
	ROLB	1			1			66	,	2	76	6	3	,,,	•	•	M				1	Ğ
Rotate Right	ROR Aror	1			ļ			30	'	-	"	٠	•	46	2	1	 	•		1	1 (Ğ
	BROR	1			1			1			1			56	2	i	8 C 67 - 60	•	•	1	1	Ğ
Shift Left Arithmetic	ASL				1			68	7	2	78	6	3	1	-		M) _	•	•	1	1	G
Sum Carr Williament	ASLA	1								•		-	-	48	2	ı	A	•	•	1		Œ
	ASLB	1			1						}			58	2	1		•	•	:	: 0	(
Shift Right, Arithmetic	ASR				1			6/	7	2	11	8	3	1			M)	•	•	:	:	0
ag, arrinnerte	ARZA	1			1									47	2	1		•	•	:		0
	BRZA													57	2	1	8 67 60 C	•	•	:		0
Shift Right Lagic	LSR	1			1			64	7	2	74	6	3	1			M) —	•	•	R		Q
,,-	LSRA				1						1			44	2	1	100	•	•			9
	8821	l			1						1			54	2	1	· /	•	•	R		
Stare Acinitr	STAA				1	4	2	1			87			1			A · M	•	•	1		
	STAB				07		2		6	2		5	3	1			8 · M	•	•			
Subtract	SUBA	80		2			2			2			3				A M A	•	•			
	\$u88	cq	2	2	00	3	2	€0	5	2	FO	4	3				8 - M - 8	•	•			
Subtract Acmitrs	\$8A					_							_	10	2	1	1	•			· I	
Subtr with Carry	SBCA	82					2			2			3	1			A W - C - A	•	•	1.		
	\$808	CZ	2	2	0.2	3	2	EZ	5	2	FZ	4	3	1			8 - M - C · 8	•	•	1		١.
Transfer Acmitrs	TAB				1						1			16		1				+		
	TBA							1		_				17	2	1		•				
Test Zera or Minus	TST				1			60	7	2	70	6	3	1			M - 00	•				1
	ATZT	1						1						40	2	1	L			1		1
	TSTB	1			1			t			1			1 30	- 4	1	8 - 00	٠,٠	1.0	Γ.		Ľ

LEGENO.

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles
- Number of Program Bytes Arithmetic Plus,
- Bagtean ANO
- MSP Contents of memory location pointed to be Stack Pointer
- Note Accumulator addressing mode instructions are included in the column for IMPLIED addressing
- Boolean Exclusive OR
- Complement of M Transfer Into
- 0 Bit : Zera, 00 Byte = Zera

CONDITION CODE SYMBOLS

- Half carry from bit 3
- Interrupt mask Negative (sign bit) Zero (byte)
- Overflow 2's complement Carry from bit 7

- Set Always
 Test and set if true-cleared otherwise
 - Not Affected

TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS


COND. CODE REG. 5 4 3 2 1 0 EXTND IMPLIED IMMED DIRECT INDEX H 1 N Z V C BOOLEAN/ARITHMETIC OPERATION POINTER OPERATIONS OP -= OP ~ = OP ~ OP = OP ~ | = MNEMONIC $X_{H} = M, X_{L} = \{M + 1\}$ 9C 4 2 6 2 80 CPX 3 3 AC Compare Index Heg 8C X - 1 - X 09 Decrement Index Reg DEX SP 1 -- SP Decrement Stack Potr OES 34 1 X + 1 - X 80 4 1 Increment Index Reg INX INS 31 1 SP + 1 - SP Increment Stack Potr 3 M - XH. (M + 1) - XL 3 CE DE 2 EE 6 LOX 3 Load Index Req M ·SPH. (M + 1) ·SPL 4 2 ΑE 5 3 LOS 8 E 3 3 9E 6 2 86 Load Stack Pntr 3 XH -M, XL -(M + 1) ΕF FF O F 5 2 7 2 6 Store Index Reg STX SPH -M. SPL -(M + 1) 5 7 6 3 Store Stack Potr STS 9 F 2 ΑF 2 BF X 1 - SP 35 4 1 indx Reg . Stack Potr TXS SP · I · X 4 Stack Potr - Indx Reg TSX 30


TABLE 5 - JUMP AND BRANCH INSTRUCTIONS


																	CON	D. C	00E	REC	.
		RE	LAT	IVE	1	NDE	x	E	XTN	D	IM	PLIE	0			5	4	3	2	1	T
OPERATIONS	MNEMONIC	OP	_	=	OP	~	=	OP	~	=	OP	`	=		BRANCH TEST	н	1	N	z	٧	1
Branch Always	BRA	20	4	2										No	one	•	•	•	•	•	1
Branch If Carry Clear	всс	24	4	2	İ				•	İ				C	= 0	•	•	•	•	•	'
Branch If Carry Set	B CS	25	4	2										C	= 1	•	•	•	•	•	
Branch If = Zero	BEQ	27	4	2										Z	= 1	•	•	•	•	•	
Branch If ≥ Zero	BGE	2 C	4	2	'						l			N		•	•	•	•	•	
Branch If > Zero	BGT	2 E	4	2			1							Z	+ (N → V) = 0	•	•	•	•	•	1
Branch If Higher	ВНІ	22	4	2										C	+ 7 = 0	•	•	•	•	•	
Branch If ≤ Zero	816	2 F	4	2				ĺ		İ				Z	+ (N → V) = 1	•	•	•	•	•	-
Branch If Lower Or Same	BLS	23	4	2					ĺ					C	+ Z = 1	•	•	•	•	•	l
Branch If < Zero	BLT	20	4	2	1			l		1				N		•	•	•	•	•	
Branch If Minus	BMI	28	4	2		1				1		Ì	ļ	N	= 1	• 1	•	•	•	•	.
Branch If Not Equal Zero	BNE	26	4	2	1			:	İ		l	İ	ĺ	Z	= 0	•	•	•	•	•	
Branch If Overflow Clear	8VC	28	4	2			ļ			ļ	1	Ì		٧	* 0	•	•	•	•	•	1
Branch If Overflow Set	BVS	29	4	2	1	ŀ	1		Ì		1			V	= 1	•	•	•		•	
Branch If Plus	BPL	2A	4	2	1	ļ	ĺ							N	= 0	•	•	•	•	•	
Branch To Subroutine	BSR	80	8	2						1			Ì	1		•	•	•	•	•	1
Jump	JMP			l	68	4	2	7 E	3	3				} s	ee Special Operations	•	•	•	•	•	
Jump Ta Subroutine	JSR		1		AD	8	2	80	9	3		ļ	})	(Figure 16)	•	•	! •	•	•	
No Operation	NOP			1					l	ł	01	2	1	A	dvances Prog. Cotr. Only	•	•	•	•	•	1
Return From Interrupt	RTI										38	10	1			-		- (10) -		
Return From Subroutine	RTS										39	5	1	1		•	•	•	•	•	1
Software Interrupt	SWI									1	3F	12	1	} se	re Special Operations	•	•	•	•	•	
Wait for Interrupt	WAI				1				1	1	3E	9	1)	(Figure 16)	•	$ \oplus $	•	•	•	1

FIGURE 16 - SPECIAL OPERATIONS

SPECIAL OPERATIONS







RTI, RETURN FROM INTERRUPT.




TABLE 6 — CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS
COND CODE REG.

		IM	PLIE	D		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	`	=	800LEAN OPERATION	н	1	N	Z	٧	С
Clear Carry	cic	ОC	2	1	0 · C	•	•	•	•	•	R
Clear Interrugt Mask	CLI	0E	2	1	0 -1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 · v	•	•	•	•	R	•
Set Carry	SEC	00	2	1	1 ·C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 -1	•	S	•	•	•	•
Set Overflaw	SEV	08	2	1	1 - V	•	•	۰,	1 •	IS	•
Acmitr A - CCR	TAP	06	2	1	A - CCR	-		<u> </u>	<u>2</u>) –	1	_
CCR - Acmitr A	TPA	07	2	L	CCR · A	•	•	•	•	•	•

CONDITION CODE REGISTER NOTES. (Bit set it test is true and cleared otherwise)

1 2 3	(Bit C)	Test Result = 10000000? Test Result = 00000000? Test Decimal value of most significant 8.CO Character greater than nine? (Not cleared if previously set)	7 8 9 1 0	(Bit V) (Bit N)	Test: Sign bit of most significant (MS) byte = 1? Test: 2's complement overflow from subtraction of: MS bytes? Test: Result less than zero? (Bit 15 = 1) Load Condition Code Register from Stack: (See Special Operations)
4 5	(8:t V)	Test Operand = 10000000 prior to execution? Test Operand = 01111111 prior to execution?	11		Set when interrupt occurs. If previously set, a Non-Maskable interrupt is required to exit the wait state
6	(8.1 V)	Test. Set equal to result of N⊕C after shift has occurred	12	(Ail)	Set according to the contents of Accumulator A

TABLE 7 — INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES (Times in Machine Cycle)

	(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative		(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	
ABA		•	•	•	•	•	2	•	INC		2	•	•	6	7	•	
ADC	x	•	2	3	4	5	•	•	INS		•	•	•	•	•	4	
ADD	X	•	2	3	4	5	•	•	INX		•	•	•	•	•	4	
AND	X	•	2	3	4	5	•	•	JMP		•	•	•	3	4	•	
ASL		2	•	•	6	7	•	•	JSR		•	•	•	9	8	•	
ASR		2	•	•	6	7	•	•	LDA	x	•	2	3	4	5	•	
BCC		•	•	•	•	•	•	4	LDS		•	3	4	5	6	•	
BCS		•	•	•	•	•	•	4	LDX		•	3	4	5 6	6 7	•	
BEA BGE		•	•	•	•	•	•	4	LSA		2	•	•	6	7	•	
BGT		•	•	•	•	•	•	4	NEG NOP			•	•		•	2	
BHI		•	•	•	•	•	•	4	ORA	x	•	2	· 3	4	5	•	
BIT	x		2	3	4	5	·	•	PSH	^	•	•	•	•	•	4	
BLE	-	•	•	•	•	•	•	4	PUL		•	•	•	•	•	4	
BLS		•	•	•	•	•	•	4	ROL		2	•	•	6	7	•	
BLT		•	•	•	•	•	•	4	ROR		2	•	•	6	7	•	
вмі		•	•	•	•	•	•	4	RTI		•	•	•	•	•	10	
BNE		•	•	•	•	•	•	4	RTS		•	•	•	•	•	5	
BPL		•	•	•	•	•	•	4	SBA		•	•	•	•	•	2	
BRA		•	•	•	•	•	•	4	SBC	X	•	2	3	4	5	•	
BSR		•	•	•	•	•	•	8	SEC		•	•	•	•	•	2	
BVC		•	•	•	•	•	•	4	SEI		•	•	•	•	•	2	
BVS		•	•	•	•	•	•	4	SEV		•	•	•	•	•	2	
CBA		•	•	•	•	•	2	•	STA	×	•	•	4	5	6	•	
CLC		•	•	•	•	•	2	•	STS		•	•	5	6	7	•	
CLI		•	•	•	•	• 7	2	•	STX		•	•	5	6	7 5	•	
CLR		2	•	•	6		•	•	SUB	×	•	2	3	4	_	12	
CLV CMP		•	2	3	4	5	2	•	SWI TAB		•	•	•	•	•	2	
COM	x	2			6	7	•	•	TAP		•	•	•	•	•	2	
CPX		_	3	4	5	6	•	:	TBA		•	•	•	•	•	2	
DAA		:	•	•	•	•	2	-	TPA		:	•		•	•	2	
DEC		2	•	•	6	7	•	•	TST		2	•	•	6	7	•	
DES		•	•	•	•	•	4	•	TSX		•	•		•	•	4	
DEX		•	•	•	•	•	4	•	TSX		•	•	•	•	•	4	
EOR	x	•	2	3	4	5	•	•	WAI		•	•	•	•	•	9	

NOTE Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction. Then it is 4 cycles.

SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address line (VMA), and the read/write line (R/ $\overline{\rm W}$) during each cycle for each instruction

This information is useful in comparing actual with expected results during debug of both software and hardware

as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table.)

TABLE 8 - OPERATIONS SUMMARY

Address Mode		Cycle	VMA		R/W	
and Instructions	Cycles	. 11	Line	Address Bus	Line	Data Bus
IMMEDIATE						
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	2	2	1	Op Code Address + 1	1	Operand Data
BIT SBC	_					
CMP SUB						
CPX LDS		1	1	Op Code Address	1	Op Code
LDX	3	2	1	Op Code Address + 1	1	Operand Data (High Order Byte)
	1	3	1	Op Code Address + 2	1	Operand Data (Low Order Byte)
DIRECT						
ADC EOR ADD LDA		1	1	Op Code Address	1	Op Code
AND ORA	3	2	1	Op Code Address + 1	1	Address of Operand
BIT SBC CMP SUB		3	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	Address of Operand
LDX	4	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA	 	1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
	-	3	0	Destination Address	1	Irrelevant Data (Note 1)
	ŀ	4	1	Destination Address	0	Data from Accumulator
STS	1	1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED						
JMP		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
	4	3 -	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA		2	1	Op Code Address + 1	1	Offset
AND ORA BIT SBC	5	3	0	Index Register	1	Irrelevant Data (Note 1)
CMP SUB		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	Offset
LDX		3	0	Index Register	1	Irrelevant Data (Note 1)
	6	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)

TABLE 8 - OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus
INDEXED (Continued)						
STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG CLR ROL		2	1	Op Code Address + 1	1	Offset
COM ROR	_	3	0	Index Register	1	Irrelevant Data (Note 1)
DEC TST	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
INC		5	1	Index Register Plus Offset		Current Operand Data
		6	0	Index Register Plus Offset		Irrelevant Data (Note 1)
		7	1/0	Index Register Plus Offset		New Operand Data (Note 3)
			(Note 3)			-
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Offset
	7	3	0	Index Register	1 1	Irrelevant Data (Note 1)
	,	4	0	Index Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1 1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1 1	Op Code Address + 1	,	Offset
		3	0	Index Register		Irrelevant Data (Note 1)
		4	1	Stack Pointer		Return Address (Low Order Byte)
	8	5	1	Stack Pointer — 1	0	·
		6	0	Stack Pointer - 2	1	Return Address (High Order Byte) Irrelevant Data (Note 1)
		7	0	Index Register		•
		8	0	Index Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
EXTENDED				muex negister rius Offset (w/o Carry)	<u> </u>	Irrelevant Data (Note 1)
JMP		1	1	Op Code Address	1	Op Code
	3	2	1	Op Code Address + 1		Jump Address (High Order Byte)
	_	3	1	Op Code Address + 2		Jump Address (Low Order Byte)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA		2	1	Op Code Address + 1		
AND ORA BIT SBC	4	3	1	Op Code Address + 2	;	Address of Operand (High Order Byte)
CMP SUB		4	1	Address of Operand	1 1	Address of Operand (Low Order Byte)
CPX		1	1	Op Code Address	1	Operand Data
LDS		2	1		!	Op Code
LDX	_	3	1	Op Code Address + 1		Address of Operand (High Order Byte)
	5		1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data (High Order Byte)
CT A A TS		5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A STA B		1	1	Op Code Address	1	Op Code
	_	2	1	Op Code Address + 1	1	Destination Address (High Order Syte)
	5	3	1	Op Code Address + 2	1	Destination Address (Low Order Byte)
	ļ	4	0	Operand Destination Address	1	Irrelevant Data (Note 1)
ASI 100		5	1	Operand Destination Address	0	Data from Accumulator
ASL LSR ASR NEG	İ	1	1	Op Code Address	1	Op Code
CLR ROL		2	1 .	Op Code Address + 1	1	Address of Operand (High Order Byte)
COM ROR DEC TST	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
INC		4	1	Address of Operand	1	Current Operand Data
		5	0	Address of Operand	1	Irrelevant Data (Note 1)
		6	1/0 (Note 3)	Address of Operand	0	New Operand Data (Note 3)

TABLE 8 — OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
EXTENDED (Continued)			,		, , , , ,	
STS		1	1	Op Code Address	1 1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
INHERENT	J					
ABA DAA SEC	Ι	T 1	1	Op Code Address	1	Op Code
ASL DEC SEI	2	2	;	Op Code Address + 1	1	Op Code of Next Instruction
ASR INC SEV CBA LSR TAB CLC NEG TAP		1				
CLI NOP TBA CLR ROL TPA						
CLV ROR TST COM SBA					1	Op Code
DES DEX		1	1	Op Code Address	1	Op Code of Next Instruction
INS	4	2	1	Op Code Address + 1		Irrelevant Data (Note 1)
INX		3	0	Previous Register Contents	1	
		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Accumulator Data
	1	4	0	Stack Pointer — 1	1	Accumulator Data
PUL		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	'	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
TSX		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	"	3.	. 0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TXS		+ ,	1	Op Code Address	1	Op Code
1.75		2	1	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	0	Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	1	Irrelevant Data
OTC		+ 7	+ ;	Op Code Address	1	Op Code
RTS		2		Op Code Address + 1	1	Irrelevant Data (Note 2)
	-	3	'	Stack Pointer	1	Irrelevant Data (Note 1)
	5	4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)

TABLE 8 - OPERATIONS SUMMARY (CONCLUDED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INHERENT (Continued)			,			
WAI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
	İ	7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer — 6	1	Contents of Cond. Code Register
RTI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
	İ	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byta)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
	İ	3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	ľ	5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
	12	7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer — 7	1	irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
BCC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL BEQ BLS BRA	4	2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC	•	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		8	0	Subroutine Address (Note 4)	1	Irrelevant Data (Note 1)

- 1 If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus
- 2 Data is ignored by the MPU 3 For TST, VMA = 0 and Operand data does not change
- 4 MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address

MECHANICAL DATA AND ORDERING INFORMATION

ORDERING INFORMATION

Package Type	Frequency MHz	Temperature	Order Number
Plastic	1.0	0°C to 70°C	MC6802P
P Suffix	1.0	-40°C to +85°C	MC6802CP
	1.5	0°C to 70°C	MC68A02P
	1.5	-40°C to +85°C	MC68A02CP
	2.0	0°C to 70°C	MC68B02P
Cerdip	1.0	0°C to 70°C	MC6802S
S Suffix	1.0	-40°C to +85°C	MC6802CS
	1.5	0°C to 70°C	MC68A02S
	1.5	-40°C to +85°C	MC68A02CS
	2.0	0°C to 70°C	MC68B02S

PIN ASSIGNMENT

