



Silicon Power Transistor

TO-220



Features:

- Collector-Emitter Sustaining Voltage - $V_{CE(SUS)} = 100\text{ V}$ (Minimum) TIP117
- Collector-Emitter Saturation Voltage $V_{CE(Sat)} = 2.5\text{ V}$ (Maximum) at $I_C = 2\text{ A}$
- Monolithic Construction with Built-in Base-Emitter Shunt Resistor



Pin 1. Base
2. Collector
3. Emitter
4. Collector (Case)

Dimensions	Millimetres	
	Minimum	Maximum
A	14.68	15.31
B	9.78	10.42
C	5.01	6.52
D	13.06	14.62
E	3.57	4.07
F	2.42	3.66
G	1.12	1.36
H	0.72	0.96
I	4.22	4.96
J	1.14	1.38
K	2.2	2.97
L	0.33	0.55
M	2.48	2.98
O	3.7	3.9

Plastic medium-power Silicon Transistors designed for general purpose amplifier and low speed switching applications

Maximum Ratings


Characteristics	Symbol	TIP117	Unit
Collector-Emitter Voltage	V_{CEO}	100	V
Collector-Emitter Voltage	V_{CBO}	100	V
Emitter-Base Voltage	V_{EBO}	5	V
Collector Current - Continuous	I_C	2	A
Peak	I_{CM}	4	A
Base Current	I_B	50	mA
Total Power Dissipation at $T_c = 25^\circ\text{C}$ Derate above 25°C	P_D	50 0.4	W W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-65 to +150	$^\circ\text{C}$

Silicon Power Transistor

Maximum Ratings

Characteristics	Symbol	Maximum	Unit
Thermal Resistance Junction to Case	$R_{\theta jc}$	2.5	$^{\circ}\text{C}/\text{W}$

Figure 1 Power Derating



Electrical Characteristics ($T_c = 25^{\circ}\text{C}$ Unless Otherwise Noted)

Characteristics	Symbol	Minimum	Maximum	Unit
OFF Characteristics				
Collector-Emitter Sustaining Voltage (1)	$V_{CEO(SUS)}$	100		V
Collector Cutoff Current ($V_{CE} = 50\text{ V}$, $I_B = 0$)	I_{CEO}		2	mA
Collector Cutoff Current ($V_{EB} = 5\text{ V}$, $I_C = 0$)	I_{EBO}		2	mA
ON Characteristics (1)				
DC Current Gain ($I_C = 1\text{ A}$, $V_{CE} = 4\text{ V}$) ($I_C = 2\text{ A}$, $V_{CE} = 4\text{ V}$)	h_{FE}	1,000 500		
Collector-Emitter Saturation Voltage ($I_C = 2\text{ A}$, $I_B = 8\text{ mA}$)	$V_{CE(Sat)}$		2.5	V
Base-Emitter On Voltage ($I_C = 2\text{ A}$, $V_{CE} = 4\text{ mA}$)	$V_{BE(ON)}$		2.8	V
Dynamic Characteristics				
Small-Signal Current Gain ($I_C = 0.75\text{ A}$, $V_{CE} = 10\text{ V}$, $f = 1\text{ MHz}$)	h_{fe}	25		
Output Capacitance	C_{ob}	150		pF

(1) Pulse Test : Pulse Width = 300 us, Duty Cycle $\leq 2\%$

Internal Schematic Diagram




Fig-1 Switching Time




Fig-2 Capacitances





Fig-3 Active Region Safe Operating Area



There are two limitation on the power handling ability of a transistor : average junction temperature and second breakdown safe operating area curves indicate $I_c \sim V_{CE}$ limits of the transistor that must be observed for reliable operation i.e., the transistor must not be subjected to greater dissipation than curves indicate.

The data of Fig-3 is base on $T_{J(PK)}=150^\circ\text{C}$; TC is variable depending on power level, second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(PK)} \leq 150^\circ\text{C}$, at high case temperatures, thermal limitation will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Part Number Table

Description	Part Number
Silicon Power Transistor	TIP117

Important Notice : This data sheet and its contents (the "Information") belong to the members of the Premier Farnell group of companies (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp is the registered trademark of the Group. © Premier Farnell plc 2012.