SL74HCT20 Dual 4-Input NAND Gate High-Performance Silicon-Gate CMOS The SL74HCT20 is identical in pinout to the LS/ALS20. The SL74HCT20 may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs. * TTL/NMOS-Compatible Input Levels * Outputs Directly Interface to CMOS, NMOS, and TTL * Operating Voltage Range: 4.5 to 5.5 V * Low Input Current: 1.0 A * High Noise Immunity Characteristic of CMOS Devices ORDERING INFORMATION SL74HCT20N Plastic SL74HCT20D SOIC TA = -55 to 125 C for all packages PIN ASSIGNMENT LOGIC DIAGRAM NC = NO CONNECTION PIN 14 =VCC PIN 7 = GND PINS 3,11 = NO CONNECTION FUNCTION TABLE Inputs A B C D Y L X X X H X L X X H X X L X H X X X L H H H H H L X = don't care SLS System Logic Semiconductor Output SL74HCT20 MAXIMUM RATINGS * Symbol Parameter Value Unit -0.5 to +7.0 V VCC DC Supply Voltage (Referenced to GND) VIN DC Input Voltage (Referenced to GND) -1.5 to VCC +1.5 V DC Output Voltage (Referenced to GND) -0.5 to VCC +0.5 V DC Input Current, per Pin 20 mA DC Output Current, per Pin 25 mA ICC DC Supply Current, VCC and GND Pins 50 mA PD Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ 750 500 mW -65 to +150 C 260 C VOUT IIN IOUT Tstg TL Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) * Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. +Derating - Plastic DIP: - 10 mW/C from 65 to 125C SOIC Package: : - 7 mW/C from 65 to 125C RECOMMENDED OPERATING CONDITIONS Symbol VCC VIN, VOUT Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage, Output Voltage (Referenced to GND) TA Operating Temperature, All Package Types tr, t f Input Rise and Fall Time (Figure 1) Min Max Unit 4.5 5.5 V 0 VCC V -55 +125 C 0 500 ns This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND(VIN or VOUT)VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open. SLS System Logic Semiconductor SL74HCT20 DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND) VCC Guaranteed Limit Test Conditions V 25 C to -55C 85 C 125 C Unit Minimum High-Level Input Voltage VOUT=0.1 V or VCC-0.1 V IOUT 20 A 4.5 5.5 2.0 2.0 2.0 2.0 2.0 2.0 V VIL Maximum Low -Level Input Voltage VOUT=0.1 V or VCC-0.1 V IOUT 20 A 4.5 5.5 0.8 0.8 0.8 0.8 0.8 0.8 V VOH Minimum High-Level Output Voltage VIN= VIH or VIL IOUT 20 A 4.5 5.5 4.4 5.4 4.4 5.4 4.4 5.4 V VIN= VIH or VIL IOUT 4.0 mA 4.5 3.98 3.84 3.7 VIN=VIH IOUT 20 A 4.5 5.5 0.1 0.1 0.1 0.1 0.1 0.1 VIN=VIH IOUT 4.0 mA 4.5 0.26 0.33 0.4 Symbol Parameter VIH VOL Maximum Low-Level Output Voltage V IIN Maximum Input Leakage Current VIN=VCC or GND 5.5 0.1 1.0 1.0 A ICC Maximum Quiescent Supply Current (per Package) VIN=VCC or GND IOUT=0A 5.5 2.0 20 40 A ICC Quiescent Additional Supply Current VIN=2.4 V,Any One Input VIN=VCC or GND, Other Inputs -55 C 25 C to 125C mA 2.9 2.4 IOUT=0A SLS System Logic Semiconductor 5.5 SL74HCT20 AC ELECTRICAL CHARACTERISTICS (VCC =5.0 V 10%,CL=50pF,Input t r=t f=6.0 ns) Guaranteed Limit Symbol Parameter 25 C to -55C 85C 125C Unit tPLH, t PHL Maximum Propagation Delay, Input A ,B,C or D to Output Y (Figures 1 and 2) 28 35 42 ns tTLH, t THL Maximum Output Transition Time, Any Output (Figures 1 and 2) 15 19 22 ns Maximum Input Capacitance 10 10 10 pF CIN Power Dissipation Capacitance (Per Gate) CPD Typical @25C,VCC=5.0 V Used to determine the no-load dynamic power consumption: PD=CPDVCC2f+ICCVCC Figure 1. Switching Waveforms 29 pF Figure 2. Test Circuit EXPANDED LOGIC DIAGRAM (1/2 of the Device) SLS System Logic Semiconductor