LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
DOutput Current . . . 100 mA
DLow Loss . . . 1.1 V at 100 mA
DOperating Range ...3.5 V to 15 V
DReference and Error Amplifier for
Regulation
DExternal Shutdown
DExternal Oscillator Synchronization
DDevices Can Be Paralleled
DPin-to-Pin Compatible With the
LTC1044/7660
description/ordering information
The LT1054 is a bipolar, switched-capacitor
voltage converter with regulator. It provides higher
output current and significantly lower voltage
losses than previously available converters. An
adaptive-switch drive scheme optimizes
efficiency over a wide range of output currents.
Total voltage drop at 100-mA output current
typically is 1.1 V. This applies to the full
supply-voltage range of 3.5 V to 15 V. Quiescent
current typically is 2.5 mA.
The LT1054 also provides regulation, a feature previously not available in switched-capacitor voltage
converters. By adding an external resistive divider, a regulated output can be obtained. This output is regulated
against changes in both input voltage and output current. The LT1054 also can be shut down by grounding the
feedback terminal. Supply current in shutdown typically is 100 μA.
The internal oscillator of the LT1054 runs at a nominal frequency of 25 kHz. The oscillator terminal can be used
to adjust the switching frequency or to externally synchronize the LT1054.
The LT1054C is characterized for operation over a free-air temperature range of 0°C to 70°C. The LT1054I is
characterized for operation over a free-air temperature range of −40°C to 85°C.
ORDERING INFORMATION
TAPACKAGE†ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP (P) Tube of 50 LT1054IP LT1054IP
−40°C to 85°C
SOIC (DW)
Tube of 40 LT1054IDW
LT1054I
40 C
to
85 C
SOIC (DW) Reel of 2000 LT1054IDWR LT1054I
PDIP (P) Tube of 50 LT1054CP LT1054CP
0°C to 70°C
SOIC (DW)
Tube of 40 LT1054CDW
LT1054C
SOIC (DW) Reel of 2000 LT1054CDWR LT1054C
†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Copyright © 2004, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
DW PACKAGE
(TOP VIEW)
P PACKAGE
(TOP VIEW)
1
2
3
4
8
7
6
5
FB/SD
CAP+
GND
CAP−
VCC
OSC
VREF
VOUT
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
NC
NC
FB/SD
CAP+
GND
CAP−
NC
NC
NC
NC
VCC
OSC
VREF
VOUT
NC
NC
NC − No internal connection
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
functional block diagram
VREF
Ref
+
−
OSC
Q
Q
Drive
CAP +
VCC
GND
VOUT
FB/SD
OSC
2.5 V
CAP −
COUT†
CIN†
†External capacitors
Pin numbers shown are for the P package.
Drive
Drive
Drive
R
R
1
7
3
5
2
4
86
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡
Supply voltage, VCC (see Note 1) 16 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI: FB/SD 0 V to VCC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
OSC 0 V to Vref
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Junction temperature, TJ (see Note 2): LT1054C 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
LT1054I 135°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θJA (see Notes 3 and 4): DW package 57°C/W. . . . . . . . . . . . . . . . . . . . . . . . . .
P package 85°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg −55°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
‡Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The absolute maximum supply-voltage rating of 16 V is for unregulated circuits. For regulation-mode circuits with VOUT ≤ 15 V, this
rating may be increased to 20 V.
2. The devices are functional up to the absolute maximum junction temperature.
3. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable
ambient temperature is PD = (TJ(max) − TA)/θJA. Operating at the absolute maximum TJ of 150°C can impact reliability.
4. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions
MIN MAX UNIT
VCC Supply voltage 3.5 15 V
T
Operating free air temperature range
LT1054C 0 70
°C
TAOperating free-air temperature range LT1054I −40 85 °C
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS T
A
†
LT1054C
LT1054I UNIT
PARAMETER
TEST
CONDITIONS
TA†
MIN TYP‡MAX
UNIT
VORegulated output voltage VCC = 7 V, TJ = 25°C, RL = 500 Ω, See Note 5 25°C −4.7 −5 −5.2 V
Input regulation VCC = 7 V to 12 V, RL = 500 Ω, See Note 5 Full range 5 25 mV
Output regulation VCC = 7 V, RL = 100 Ω to 500 Ω, See Note 5 Full range 10 50 mV
Volta
e loss,
C C 100 F tantalum
IO = 10 mA
Full range
0.35 0.55
V
,
VCC − |VO⎜(see Note 6) CI = CO = 100-μF tantalum IO = 100 mA Full range 1.1 1.6 V
Output resistance ΔIO = 10 mA to 100 mA, See Note 7 Full range 10 15 Ω
Oscillator frequency VCC = 3.5 V to 15 V Full range 15 25 35 kHz
V
I60 A
25°C 2.35 2.5 2.65
V
Vref Reference voltage I(REF) = 60 μAFull range 2.25 2.75 V
Maximum switch current 25°C 300 mA
I
I 0
VCC = 3.5 V
Full range
2.5 4
mA
ICC Supply current IO = 0 VCC = 15 V Full range 3 5 mA
Supply current in shutdown V(FB/SD) = 0 V Full range 100 200 μA
†Full range is 0°C to 70°C for the LT1054C and −40°C to 85°C for the LT1054I.
‡All typical values are at TA = 25°C.
NOTES: 5. All regulation specifications are for a device connected as a positive-to-negative converter/regulator with R1 = 20 kΩ, R2 = 102.5 kΩ,
external capacitor CIN = 10 μF (tantalum), external capacitor COUT = 100 μF (tantalum) and C1 = 0.002 μF (see Figure 15).
6. For voltage-loss tests, the device is connected as a voltage inverter, with terminals 1, 6, and 7 unconnected. The voltage losses
may be higher in other configurations. CIN and COUT are external capacitors.
7. Output resistance is defined as the slope of the curve (ΔVO versus ΔIO) for output currents of 10 mA to 100 mA. This represents
the linear portion of the curve. The incremental slope of the curve is higher at currents less than 10 mA due to the characteristics
of the switch transistors.
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
4POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
Shutdown threshold voltage vs Free-air temperature 1
Supply current vs Input voltage 2
Oscillator frequency vs Free-air temperature 3
Supply current in shutdown vs Input voltage 4
Average supply current vs Output current 5
Output voltage loss vs Input capacitance 6
Output voltage loss vs Oscillator frequency (10 μF) 7
Output voltage loss vs Oscillator frequency (100 μF) 8
Regulated output voltage vs Free-air temperature 9
Reference voltage change vs Free-air temperature 10
Voltage loss vs Output current 11
Table of Figures
FIGURE
Switched-Capacitor Building Block 12
Switched-Capacitor Equivalent Circuit 13
Circuit With Load Connected From VCC to VOUT 14
External-Clock System 15
Basic Regulation Configuration 16
Power-Dissipation-Limiting Resistor in Series With CIN 17
Motor-Speed Servo 18
Basic Voltage Inverter 19
Basic Voltage Inverter/Regulator 20
Negative-Voltage Doubler 21
Positive-Voltage Doubler 22
100-mA Regulating Negative Doubler 23
Dual-Output Voltage Doubler 24
5-V to ±12-V Converter 25
Strain-Gage Bridge Signal Conditioner 26
3.5-V to 5-V Regulator 27
Regulating 200-mA +12-V to −5-V Converter 28
Digitally Programmable Negative Supply 29
Positive Doubler With Regulation (5-V to 8-V Converter) 30
Negative Doubler With Regulator 31
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS†
Figure 1
0.3
0.2
0.1
0
−50 −25 0 25 50 75 100
Shutdown Threshold Voltage − V
0.4
0.5
SHUTDOWN THRESHOLD VOLTAGE
vs
FREE-AIR TEMPERATURE
0.6
TA − Free-Air Temperature − °C
V(FB/SD)
Figure 2
2
1
0
0 5 10 15
− Supply Current − mA
3
4
SUPPLY CURRENT
vs
INPUT VOLTAGE
5
CC
I
IO = 0
VCC − Input Voltage − V
25
15
−50 −25 0 25 50 75
Oscillator Frequency − kHz
OSCILLATOR FREQUENCY
vs
FREE-AIR TEMPERATURE
35
100
21
VCC = 15 V
VCC = 3.5 V
TA − Free-Air Temperature − °C
19
17
23
27
29
31
33
Figure 3 Figure 4
60
40
20
0
05
Supply Current in Shutdown −
80
100
SUPPLY CURRENT IN SHUTDOWN
vs
INPUT VOLTAGE
120
10 15
μA
VCC − Input Voltage − V
V(FB/SD) = 0
†Data at high and low temperatures are applicable only within the recommended operating free-air temperature range.
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
6POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 5
40
20
120
0
0204060
Average Supply Current − mA
80
60
100
AVERAGE SUPPLY CURRENT
vs
OUTPUT CURRENT
140
80 100
IO − Output Current − mA
0.4
0.2
1.2
0
0 102030405060
Output Voltage Loss − V
0.8
0.6
1.0
OUTPUT VOLTAGE LOSS
vs
INPUT CAPACITANCE
1.4
70 80 90 100
IO = 100 mA
IO = 50 mA
IO = 10 mA
Inverter Configuration
COUT = 100-μF Tantalum
fOSC = 25 kHz
Input Capacitance − μF
Figure 6
0
1 10 100
Output Voltage Loss − V
OUTPUT VOLTAGE LOSS
vs
OSCILLATOR FREQUENCY
2
1
IO = 100 mA
IO = 50 mA
IO = 10 mA
Inverter Configuration
CIN = 10-μF Tantalum
COUT = 100-μF Tantalum
Oscillator Frequency − kHz
0.75
0.5
0.25
1.25
1.5
1.75
2.25
2.5
Figure 7
0
1 10 100
Output Voltage Loss − V
OUTPUT VOLTAGE LOSS
vs
OSCILLATOR FREQUENCY
2
1
IO = 100 mA
IO = 50 mA
IO = 10 mA
Inverter Configuration
CIN = 100-μF Tantalum
COUT = 100-μF Tantalum
Oscillator Frequency − kHz
0.25
0.5
0.75
1.25
1.5
1.75
2.25
2.5
Figure 8
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS†
Figure 9
REGULATED OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
−12
−12.4
−4.9
−12.6
−50 −25 0 25 50
− Regulated Output Voltage − V
−5.1
−11.8
−5
−4.7
75 100
−4.8
−11.6
−12.2
VO
TA − Free-Air Temperature − °C
Figure 10
REFERENCE VOLTAGE CHANGE
vs
FREE-AIR TEMPERATURE
−40
−80
60
−100
−50 −25 0 25 50
− Reference Voltage Change − mV
20
−20
40
100
75 100 125
80
0
−60
TA − Free-Air Temperature − °C
ΔVref
VREF at 0 = 2.500 V
1
00 102030405060
Voltage Loss − V
Output Current − mA
VOLTAGE LOSS
vs
OUTPUT CURRENT
2
70 80 90 100
TJ = 125°C
TJ = 25°C
3.5 V ≤ VCC ≤ 15 V
Ci = Co = 100 μF
TJ = −55°C
0.8
0.6
0.4
0.2
1.2
1.4
1.6
1.8
Figure 11
†Data at high and low temperatures are applicable only within the recommended operating free-air temperature range.
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
8POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
A review of a basic switched-capacitor building block is helpful in understanding the operation of the LT1054. When
the switch shown in Figure 12 is in the left position, capacitor C1 charges to the voltage at V1. The total charge on
C1 is q1 = C1V1. When the switch is moved to the right, C1 is discharged to the voltage at V2. After this discharge
time, the charge on C1 is q2 = C1V2. The charge has been transferred from the source V1 to the output V2. The
amount of charge transferred is shown in equation 1.
Dq+q1 *q2 +C1(V1 *V2)
If the switch is cycled f times per second, the charge transfer per unit time (i.e., current) is as shown in equation 2.
I+f Dq+f C1(1 *V2)
To obtain an equivalent resistance for a switched-capacitor network, this equation can be rewritten in terms of voltage
and impedance equivalence as shown in equation 3.
I+V1 *V2
ǒ1ńfC1Ǔ+V1 *V2
REQUIV
C2C1
V2
f
V1
RL
Figure 12. Switched-Capacitor Building Block
A new variable, REQUIV, is defined as REQUIV = 1 ÷ fC1. The equivalent circuit for the switched-capacitor network is
shown in Figure 13. The LT1054 has the same switching action as the basic switched-capacitor building block. Even
though this simplification does not include finite switch-on resistance and output-voltage ripple, it provides an insight
into how the device operates.
C2
V2V1
RL
REQUIV
REQUIV +1
fC1
Figure 13. Switched-Capacitor Equivalent Circuit
These simplified circuits explain voltage loss as a function of oscillator frequency (see Figure 7). As oscillator
frequency is decreased, the output impedance eventually is dominated by the 1/fC1 term, and voltage losses rise.
Voltage losses also rise as oscillator frequency increases. This is caused by internal switching losses that occur due
to some finite charge being lost on each switching cycle. This charge loss per-unit-cycle, when multiplied by the
switching frequency, becomes a current loss. At high frequency, this loss becomes significant and voltage losses
again rise.
The oscillator of the LT1054 is designed to operate in the frequency band where voltage losses are at a minimum.
(1)
(2)
(3)
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
Supply voltage VCC alternately charges CIN to the input voltage when CIN is switched in parallel with the input supply
and then transfers charge to COUT when CIN is switched in parallel with COUT
. Switching occurs at the oscillator
frequency. During the time that CIN is charging, the peak supply current is approximately 2.2 times the output current.
During the time that CIN is delivering a charge to COUT
, the supply current drops to approximately 0.2 times the output
current. An input supply bypass capacitor supplies part of the peak input current drawn by the LT1054 and averages
the current drawn from the supply. A minimum input-supply bypass capacitor of 2 μF, preferably tantalum or some
other low equivalent-series-resistance (ESR) type, is recommended. A larger capacitor is desirable in some cases.
An example of this would be when the actual input supply is connected to the LT1054 through long leads or when
the pulse currents drawn by the LT1054 might affect other circuits through supply coupling.
In addition to being the output terminal, VOUT is tied to the substrate of the device. Special care must be taken in
LT1054 circuits to avoid making VOUT positive with respect to any of the other terminals. For circuits with the output
load connected from VCC to VOUT or from some external positive supply voltage to VOUT
, an external transistor must
be added (see Figure 14). This transistor prevents VOUT from being pulled above GND during startup. Any small
general-purpose transistor such as a 2N2222 or a 2N2219 device can be used. Resistor R1 should be chosen to
provide enough base drive to the external transistor so that it is saturated under nominal output voltage and maximum
output current conditions.
R1 vǒŤVOUTŤǓb
IOUT
R1
CIN
Load
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
VIN
VOUT
COUT
Pin numbers shown are for the P package.
+
+
1
2
3
4
LT1054
8
7
6
5
Figure 14. Circuit With Load Connected from VCC to VOUT
(4)
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
The voltage reference (Vref) output provides a 2.5-V reference point for use in LT1054-based regulator circuits. The
temperature coefficient (TC) of the reference voltage has been adjusted so that the TC of the regulated output voltage
is near zero. As seen in the typical performance curves, this requires the reference output to have a positive TC. This
nonzero drift is necessary to offset a drift term inherent in the internal reference divider and comparator network tied
to the feedback terminal. The overall result of these drift terms is a regulated output that has a slight positive TC at
output voltages below 5 V and a slight negative TC at output voltages above 5 V. For regulator feedback networks,
reference output current should be limited to approximately 60 μA. Vref draws approximately 100 μA when shorted
to ground and does not affect the internal reference/regulator. This terminal also can be used as a pullup for LT1054
circuits that require synchronization.
CAP+ is the positive side of input capacitor CIN and is driven alternately between VCC and ground. When driven to
VCC, CAP+ sources current from VCC. When driven to ground, CAP+ sinks current to ground. CAP− is the negative
side of the input capacitor and is driven alternately between ground and VOUT
. When driven to ground, CAP− sinks
current to ground. When driven to VOUT
, CAP− sources current from COUT
. In all cases, current flow in the switches
is unidirectional, as should be expected when using bipolar switches.
OSC can be used to raise or lower the oscillator frequency or to synchronize the device to an external clock. Internally,
OSC is connected to the oscillator timing capacitor (Ct ≈ 150 pF), which is charged and discharged alternately by
current sources of ±7 μA, so that the duty cycle is approximately 50%. The LT1054 oscillator is designed to run in
the frequency band where switching losses are minimized. However, the frequency can be raised, lowered, or
synchronized to an external system clock if necessary.
The frequency can be increased by adding an external capacitor (C2 in Figure 15) in the range of 5−20 pF from CAP+
to OSC. This capacitor couples a charge into Ct at the switch transitions. This shortens the charge and discharge
times and raises the oscillator frequency. Synchronization can be accomplished by adding an external pullup resistor
from OSC to Vref. A 20-kΩ pullup resistor is recommended. An open-collector gate or an npn transistor then can be
used to drive OSC at the external clock frequency as shown in Figure 15.
The frequency can be lowered by adding an external capacitor (C1 in Figure 15) from OSC to ground. This increases
the charge and discharge times, which lowers the oscillator frequency.
C1
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
C2
VIN
Pin numbers shown are for the P package.
+
1
2
3
4
8
7
6
5
Figure 15. External-Clock System
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
regulation
The feedback/shutdown (FB/SD) terminal has two functions. Pulling FB/SD below the shutdown threshold
(≈ 0.45 V) puts the device into shutdown. In shutdown, the reference/regulator is turned off and switching stops.
The switches are set such that both CIN and COUT are discharged through the output load. Quiescent current
in shutdown drops to approximately 100 μA. Any open-collector gate can be used to put the LT1054 into
shutdown. For normal (unregulated) operation, the device will restart when the external gate is shut off. In
LT1054 circuits that use the regulation feature, the external resistor divider can provide enough pulldown to keep
the device in shutdown until the output capacitor (COUT) has fully discharged. For most applications, where the
LT1054 is run intermittently, this does not present a problem because the discharge time of the output capacitor
is short compared to the off time of the device. In applications where the device has to start up before the output
capacitor (COUT) has fully discharged, a restart pulse must be applied to FB/SD of the LT1054. Using the circuit
shown in Figure 16, the restart signal can be either a pulse (tp > 100 μs) or a logic high. Diode coupling the restart
signal into FB/SD allows the output voltage to rise and regulate without overshoot. The resistor divider R3/R4
shown in Figure 16 should be chosen to provide a signal level at FB/SD of 0.7−1.1 V.
FB/SD also is the inverting input of the LT1054 error amplifier and, as such, can be used to obtain a regulated
output voltage.
VIN
R2
R1
R4
R3
Restart Shutdown
C1
5
6
7
8
+
CIN
10-μF
Tantalum
4
3
2
1
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
VOUT
Where: R1 = 20 kΩ
VREF = 2.5 V Nominal
+
2.2 μF
For example: To get VO = −5 V, referenced to the ground terminal of the LT1054
†Choose the closest 1% value.
Pin numbers shown are for the P package.
COUT
100-μF
Tantalum
R2 +R1ǒŤVOUTŤ
VREF
2*40 mV
)1Ǔ+20 kWǒ|–5 V|
2.5 V
2*40 mV )1Ǔ+102.6 kW
+
†
Figure 16. Basic Regulation Configuration
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
regulation (continued)
The error amplifier of the LT1054 drives the pnp switch to control the voltage across the input capacitor (CIN),
which determines the output voltage. When the reference and error amplifier of the LT1054 are used, an external
resistive divider is all that is needed to set the regulated output voltage. Figure 16 shows the basic regulator
configuration and the formula for calculating the appropriate resistor values. R1 should be 20 kΩ or greater
because the reference current is limited to ±100 μA. R2 should be in the range of 100 kΩ to 300 kΩ. Frequency
compensation is accomplished by adjusting the ratio of CIN to COUT.
For best results, this ratio should be approximately 1:10. Capacitor C1, required for good load regulation, should
be 0.002 μF for all output voltages.
The functional block diagram shows that the maximum regulated output voltage is limited by the supply voltage.
For the basic configuration, ⎜VOUT ⎜ referenced to the ground terminal of the LT1054 must be less than the total
of the supply voltage minus the voltage loss due to the switches. The voltage loss versus output current due
to the switches can be found in the typical performance curves. Other configurations, such as the negative
doubler, can provide higher voltages at reduced output currents.
capacitor selection
While the exact values of CIN and COUT are noncritical, good-quality low-ESR capacitors, such as solid
tantalum, are necessary to minimize voltage losses at high currents. For CIN, the effect of the ESR of the
capacitor is multiplied by four, because switch currents are approximately two times higher than output current.
Losses occur on both the charge and discharge cycle, which means that a capacitor with 1 Ω of ESR for CIN
has the same effect as increasing the output impedance of the LT1054 by 4 Ω. This represents a significant
increase in the voltage losses. COUT alternately is charged and discharged at a current approximately equal
to the output current. The ESR of the capacitor causes a step function to occur in the output ripple at the switch
transitions. This step function degrades the output regulation for changes in output load current and should be
avoided. A technique used to gain both low ESR and reasonable cost is to parallel a smaller tantalum capacitor
with a large aluminum electrolytic capacitor.
output ripple
The peak-to-peak output ripple is determined by the output capacitor and the output current values.
Peak-to-peak output ripple is approximated as:
DV+IOUT
2fCOUT
Where:
ΔV = peak-to-peak ripple
fOSC = oscillator frequency
For output capacitors with significant ESR, a second term must be added to account for the voltage step at the
switch transitions. This step is approximately equal to:
ǒ2IOUTǓǒESR of COUTǓ
(5)
(6)
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
power dissipation
The power dissipation of any LT1054 circuit must be limited so that the junction temperature of the device does
not exceed the maximum junction-temperature ratings. The total power dissipation is calculated from two
components–the power loss due to voltage drops in the switches, and the power loss due to drive-current
losses. The total power dissipated by the LT1054 is calculated as:
P[ǒVCC *ŤVOUTŤǓIOUT )ǒVCCǓǒIOUTǓ(0.2)
where both VCC and VOUT are referenced to ground. The power dissipation is equivalent to that of a linear
regulator. Limited power-handling capability of the LT1054 packages causes limited output-current
requirements, or steps can be taken to dissipate power external to the LT1054 for large input or output
differentials. This is accomplished by placing a resistor in series with CIN as shown in Figure 17. A portion of
the input voltage is dropped across this resistor without affecting the output regulation. Since switch current is
approximately 2.2 times the output current and the resistor causes a voltage drop when CIN is both charging
and discharging, the resistor chosen is as shown:
RX+VX
4.4 IOUT
Where:
VX ≈ VCC − [(LT1054 voltage loss)(1.3) + |VOUT|]
and
IOUT = maximum required output current
The factor of 1.3 allows some operating margin for the LT1054.
When using a 12-V to −5-V converter at 100-mA output current, calculate the power dissipation without an
external resistor.
P+(12 V *|*5V
|)(100 mA))(12 V)(100 mA)(0.2)
P+700 mW )240 mW +940 mW
VIN
COUT
R2
R1
C1
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
VOUT
Rx
CIN
Pin numbers shown are for the P package.
+
+
1
2
3
4
8
7
6
5
Figure 17. Power-Dissipation-Limiting Resistor in Series With CIN
(7)
(8)
(9)
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
power dissipation (continued)
At RθJA of 130°C/W for a commercial plastic device, a junction temperature rise of 122°C occurs. The device
exceeds the maximum junction temperature at an ambient temperature of 25°C. To calculate the power
dissipation with an external resistor (RX), determine how much voltage can be dropped across RX. The
maximum voltage loss of the LT1054 in the standard regulator configuration at 100 mA output current is 1.6 V.
VX+12 V *[(1.6 V)(1.3))|*5V
|] +4.9 V
and
RX+4.9 V
(4.4)(100 mA)+11 W
The resistor reduces the power dissipated by the LT1054 by (4.9 V)(100 mA) = 490 mW. The total power
dissipated by the LT1054 is equal to (940 mW − 490 mW) = 450 mW. The junction-temperature rise is 58°C.
Although commercial devices are functional up to a junction temperature of 125°C, the specifications are tested
to a junction temperature of 100°C. In this example, this means limiting the ambient temperature to 42°C. To
allow higher ambient temperatures, the thermal resistance numbers for the LT1054 packages represent
worst-case numbers, with no heat sinking and still air. Small clip-on heat sinks can be used to lower the thermal
resistance of the LT1054 package. Airflow in some systems helps to lower the thermal resistance. Wide printed
circuit board traces from the LT1054 leads help remove heat from the device. This is especially true for plastic
packages.
10 V
1N5817
MotorTach
1N4002
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD 100-kΩ
Speed Control
5 μF
100 kΩ
10 μF
NOTE: Motor-Tach is Canon CKT26-T5-3SAE.
Pin numbers shown are for the P package.
+
+
1
2
3
4
8
7
6
5
+
−+
−
Figure 18. Motor-Speed Servo
(10)
(11)
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
−VOUT
VIN
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
10 μF
Pin numbers shown are for the P package.
+
1
2
3
4
8
7
6
5
+
+
2 μF
100 μF
Figure 19. Basic Voltage Inverter
R2
R1
20 kΩ
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
VOUT
100 μF
0.002 μF
10 μF
Pin numbers shown are for the P package.
R2 +R1ǒŤVOUT Ť
VREF
2*40 mV
)1Ǔ+20 kWǒŤVOUTŤ
1.21 V )1Ǔ
1
2
3
4
8
7
6
5
+
++
VIN
+2 μF
Figure 20. Basic Voltage Inverter/Regulator
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
RX
VIN
VOUT
10 μF
100 μF
QX
VIN
VIN = −3.5 V to −15 V
VOUT = 2 VIN + (LT1054 Voltage Loss) + (QX Saturation Voltage)
2 μF
Pin numbers shown are for the P package.
1
2
3
4
8
7
6
5
+
−
+
+
+
Figure 21. Negative-Voltage Doubler
VIN
3.5 V to 15 V
1N40011N4001
VOUT
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
2 μF
10 μF
100 μF
VIN = 3.5 V to 15 V
VOUT ≈2 VIN − (VL + 2 V Diode)
VL = LT1054 Voltage Loss
Pin numbers shown are for the P package.
+
+
−
+
1
2
3
4
8
7
6
5
+
Figure 22. Positive-Voltage Doubler
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
R2
500 kΩ
VIN
3.5 V to 15 V
CAP+ of
LT1054 #1
HP5082-2810
1N4002
1N4002
1N4002
VOUT
SET
R1
40 kΩ
1N4002
LT1054 #1
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
VOUT
IOUT ≅ 100 mA MAX
10 μF
2.2 μF
20 kΩ
0.002 μF
10 μF
100 μF
10 μF
10 μF
10 μF
10 μF
1N4002
VIN = 3.5 V to 15 V
VOUT MAX ≈ −2 VIN + [LT1054 Voltage Loss +2 (VDiode)]
LT1054 #2
Pin numbers shown are for the P package.
R2 +R1ǒŤVOUT Ť
VREF
2*40 mV
)1Ǔ+R1ǒŤVOUTŤ
1.21 V )1Ǔ
1
2
3
4
8
7
6
5
+
1
2
3
4
8
7
6
5
+
+
+
+
+
+
+
+
Figure 23. 100-mA Regulating Negative Doubler
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
18 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
VREF
+VO
LT1054
VOUT
OSC
VCC
CAP−
GND
CAP+
FB/SD
10 μF
10 μF
100 μF
10 μF
100 μF
−VO
100 μF
VI
3.5 V to 15 V
VI = 3.5 V to 15 V
+VO ≈2 VIN − (VL + 2 VDiode) −VO≈−2 VI + (VL + 2 VDiode)
VL = LT1054 Voltage Loss
1N4001
1N4001
1N4001
1N40011N4001
Pin numbers shown are for the P package.
+
+
+
1
2
3
4
8
7
6
5+
+
−
+
+
−
+
Figure 24. Dual-Output Voltage Doubler
CAP− of
LT1054 #1
1N914
VI = 5 V
2N2219
1 kΩ5 μF
10 μF
100 μF 10 μF
100 μF
5 μF
100 μF
20 kΩ
LT1054 #1
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
10 μF
LT1054 #2
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
VO ≈ −12 V
IO = 25 mA
VO ≈ +12 V
IO = 25 mA
1N914
Pin numbers shown are for the P package.
++
+
+
+
+
+
1
2
3
4
8
7
6
5
1
2
4
8
7
6
5
3
Figure 25. 5-V to ±12-V Converter
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
19
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
10 kΩ
2N2222
5 V
A1
A2
Gain Trim
5 kΩ
5 V
2N2907
LT1054 #1
CAP−
GND
FB/SD
200 kΩ
VOUT
VREF
VCC
CAP+ OSC
10 μF
100-μF
Tantalum
3 kΩ
0.022 μF
10 kΩ10 μF
1 μF
5 kΩ
10 kΩ
301 kΩ
40 Ω
350 Ω
100 kΩ
100 kΩ
1 MΩ
1/2
LT1013
Input TTL or
CMOS Low
for On Zero Trim
10 kΩ
Adjust Gain Trim For 3 V Out From
Full-Scale Bridge Output of 24 mV
VOUT
Pin numbers shown are for the P package.
1
2
3
4
8
7
6
5
+
+
−2
3
8
1
+
−
1/2
LT1013
+
6
5
7
4
+
Figure 26. Strain-Gage Bridge Signal Conditioner
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
20 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
1N5817 1N914
2N2219
R2
125 kΩ
R2
125 kΩ
R1
20 kΩ
1N914
(All)
VI
3.5 V to 5.5 V
FB/SD
CAP+
GND
CAP−
VCC
OSC
VREF
VOUT
LT1054
+
VREF
LTC1044
VOUT
OSC
VCC
CAP−
GND
CAP+
FB/SD
VO
1 μF
1 μF
3 kΩ
100 μF
5 μF
10 μF
20 kΩ
0.002 μF
VI = 3.5 V to 5.5 V
VO = 5 V
IO MAX = 50 mA
Pin numbers shown are for the P package.
R2 +R1ǒŤVOUT Ť
VREF
2*40 mV
)1Ǔ+R1ǒŤVOUTŤ
1.21 V )1Ǔ
+
1
2
4
8
7
6
5
3
1
2
4
8
7
6
5
3
+
+
+
−
+
Figure 27. 3.5-V to 5-V Regulator
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
21
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
VCC
OSC
VREF
VOUT
HP5082-2810
VO = −5 V
IO = 0-200 mA
R2
200 kΩ
R1
39.2 kΩ
12 V
FB/SD
CAP+
GND
CAP−
LT1054 #2
VCC
OSC
VREF
VOUT
LT1054 #1
CAP−
GND
CAP+
FB/SD
5 μF
10 Ω
1/2 W
10 μF
0.002 μF
10 μF
20 kΩ
200 μF
10 Ω
1/2 W
Pin numbers shown are for the P package.
R2 +R1ǒŤVOUT Ť
VREF
2*40 mV
)1Ǔ+R1ǒŤVOUTŤ
1.21 V )1Ǔ
+
1
2
4
8
7
6
5
3
1
2
4
8
7
6
5
3
+
+
+
+
Figure 28. Regulating 200-mA +12-V to −5-V Converter
AD558 Digital
Input
VO = −VI (Programmed)
LT1004-2.5
2.5 V
15 V
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
100 μF
10 μF
20 kΩ
20 kΩ
5 μF
Pin numbers shown are for the P package.
+
+
1
2
4
8
7
6
5
3
+
16
11
15
14 13 12
Figure 29. Digitally Programmable Negative Supply
LT1054
SWITCHED-CAPACITOR VOLTAGE CONVERTERS
WITH REGULATORS
SLVS033F − FEBRUARY 1990 − REVISED NOVEMBER 2004
22 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
5 V
VI = 5 V
1N5817
VO
8 V
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
10 kΩ
10 kΩ
0.1 μF
10 kΩ
5.5 kΩ
2.5 kΩ
100 μF0.03 μF
10 μF
2 μF
1/2
LT1013
1N5817
50 kΩ
Pin numbers shown are for the P package.
+
1
2
4
8
7
6
5
3
+
+
−
+
Figure 30. Positive Doubler With Regulation (5-V to 8-V Converter)
−VO
1N4001
1N4001
R2
1 MΩ
R1
60 kΩ
VI
3.5 V to 15 V
LT1054
VOUT
VREF
OSC
VCC
CAP−
GND
CAP+
FB/SD
10 μF
100 μF
100 μF
2 μF
10 μF
0.002 μF
VI = 3.5 V to 15 V
VO MAX ≈2 VIN + (VL + 2 VDiode)
VL = LT1054 Voltage Loss
Pin numbers shown are for the P package.
1
2
4
8
7
6
5
3
+
+
+
+
+
R2 +R1ǒŤVOUT Ť
VREF
2*40 mV
)1Ǔ+R1ǒŤVOUTŤ
1.21 V )1Ǔ
+
Figure 31. Negative Doubler With Regulator
PACKAGING INFORMATION
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
LT1054CDW ACTIVE SOIC DW 16 40 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054CDWE4 ACTIVE SOIC DW 16 40 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054CDWG4 ACTIVE SOIC DW 16 40 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054CDWR ACTIVE SOIC DW 16 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054CDWRE4 ACTIVE SOIC DW 16 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054CDWRG4 ACTIVE SOIC DW 16 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054CP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
LT1054CPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
LT1054IDW ACTIVE SOIC DW 16 40 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054IDWG4 ACTIVE SOIC DW 16 40 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054IDWR ACTIVE SOIC DW 16 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054IDWRG4 ACTIVE SOIC DW 16 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
LT1054IP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
LT1054IPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
LT1054Y OBSOLETE DIESALE Y 0 TBD Call TI Call TI
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
PACKAGE OPTION ADDENDUM
www.ti.com 18-Sep-2007
Addendum-Page 1
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 18-Sep-2007
Addendum-Page 2
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LT1054CDWR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1
LT1054IDWR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LT1054CDWR SOIC DW 16 2000 367.0 367.0 38.0
LT1054IDWR SOIC DW 16 2000 367.0 367.0 38.0
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated