MECHANICAL DATA
TYPICAL APPLICATIONS
FEATURES
Maximun Ratings and Electrical Characteristics at 25°C
Logic level versions are designed to interface directly
with low power drivers such as microcontrollers.
G
lass/passivated die junctions
High surge current capability
Solder dip 260ºC, 10s
Component in accordance to RoHS 2011/65/EU
and WEEE 2002/96/EC
Meets MSL level 3, per J-STD-020, LF maximum
peak of 260º C
Low forward voltage drop
LOGIC LEVEL TRIAC
FT04...D
Off-State Voltage
400 V ÷ 800 V
On-State Current
4 Amp
RMS On-state Current (full sine wave)
IT(RMS)
PARAMETER CONDITIONS Value UnitSYMBOL
ITSM
I2t
IGM
PG(AV)
Tj
Tstg
All Conduction Angle, Tc =95 °C
4.5
dI/dt
ITSM
Tsld
260
Peak Gate Current
Non-repetitive On-State Current
Fusing Current
Average Gate Power Dissipation
Critical rate of rise of on-state current
Operating Temperature
Storage Temperature
Non-repetitive On-State Current
Soldering Temperature 10s max °C
Full Cycle, 60 Hz (t = 16.7 ms)
Full Cycle, 50 Hz (t = 20 ms)
tp = 10 ms, Half Cycle
20 µs max. Tj = 125 °C
Tj = 125 °C
I
G
= 2x I
GT
, tr £100ns
f = 120 Hz, Tj = 125 °C
4
4
33
30
1
50
(-40 +125)
(-40 +150)
A
A
A
W
A
2
s
A
A/µs
°C
°C
 Medium current Triac
 Low thermal resistance
Repetitive Peak Off State Voltage
PARAMETER VOLTAGE Unit
SYMBOL
VDRM/VRRM
V
SM
N
700600
800
 Ideal for automated placement
Gate Trigger Current
< 10 mA
D
400
www.fagorelectronica.com
Document Name: ft04dll Version: May-13
Page Number: 1/6

Polarity: As marked on the body.

Terminals:
Matte tin plated leads, solderable per
MIL-STD-750 Method 2026, J-STD-002 and JESD22-B102.
Consumer grade, meets JESD 201 class 1A whisker test.

Case: TO-252AA (DPAK). Epoxy meets UL 94V-0
flammability rating.
Revision: 1
TO-252AA (DPAK)
123
2
MT2 (2)
MT1 (1)
G (3)
FT04...D
LOGIC LEVEL TRIAC
FAGOR
TRIAC
CURRENT
CASE
VOLTAGE
SENSITIVITY
F T 04 07 M D 00
FORMING
TR
PACKAGING
Part Number Information
Electrical Characteristics at Tamb = 25 °C
Off-State Leakage Current
PARAMETER
CONDITIONS
SENSITIVITY
Unit
SYMBOL
IGT (1)
I
DRM
/I
RRM
VD = 12 VDC, RL = 33
W,
Tj = 25 °C
V
VGT
VGD
IH (2)
Rth(j-a)
Thermal Resistance
Junction-Ambient
VD = VDRM,
T
j
= 125 °C
Tj = 25 °CVR = VRRM,
I
T
= 100 mA, Gate open, T
j
= 25 °C
VD = 12 VDC, RL = 33
W
,
Tj = 25 °C
VD = VDRM, RL = 3.3 K
W
, Tj = 125 °C
rd (2)
Dynamic resistance
IL
Latching Current
IG = 1.2
I
GT,
Tj = 25 °C
V/µs
dV/dt (2)
Critical Rate of Voltage Rise
MIN
Rth(j-c)
Thermal Resistance
Junction-Case
°C/W
Vto (2)
Threshold Voltage
V
D
= 0.67 x V
DRM
, Gate open
mAMAX
MAX
MAX
MAX
0.5
for AC 360° conduction angle
mA
µA
5
2.2
40
MAX
Gate Trigger Current
Gate Trigger Voltage
10
1.3
Gate Non Trigger Voltage
Holding Current
MAX
25
mA
mA
MAX
Tj = 125 °C
Tj = 125 °C
VTM (2)
V
On-state Voltage
IT = 5.5 Amp, tp = 380 µs, Tj = 25 °C
MAX
MAX
140
m
W
1.6
MAX
0.9
V
T
j
= 125 °C
70
°C/W
MIN
0.2
V
A/ms
(dl/dt)c (2) Critical Rate of Current Rise
MIN
(dv/dt)c = 0.1 V/µs
T
j
= 125 °C
2.7
(dv/dt)c = 10 V/µs
T
j
= 125 °C
(1) Minimum I
GT
is guaranted at 5% of I
GT
max.
(2) For either polarity of electrode MT2 voltage with reference to electrode MT1.
08
07
5
7
Q1÷Q3
Q4
Q1÷Q3
Q1÷Q4 MAX
1.3
MIN
0.2
V
20
15
MAX mA20
MAX
30
mA30
Q1,Q3
Q1,Q3,Q4
Q2
Q1÷Q3
Q1÷Q4
without snubber
T
j
= 125 °C
1.8
A/msMIN
2.00.9
MIN
--
mA
V
Quadrant
S = 1 cm2
15
www.fagorelectronica.com
Document Name: ft04dll Version: May-13
Page Number: 2/6
Revision: 1
FT04...D
LOGIC LEVEL TRIAC
Ordering information
TR 13" diameter tape and reel 2,500 0.30
FT0407MD 00TR
Package Outline Dimensions
:
(mm)
TO-252AA (DPAK)
A
A1
b
c2
D
E
E1
e
H
L
L2
L3
L4
REF.
DIMENSIONS
Milimeters
2.18
0.64
5.97
6.47
5.20
9.77
1.31
0.46
0.89
0.51
0.127
2.39
0.89
6.22
6.73
5.46
2.28BSC
10.28
1.57
0.56
1.14
1.02
0
0.127
2.3
0.75
0.51
6.1
6.6
5.34
10.03
0.51
1.02
0.76
Min. Nominal Max.
0.46
0.56
1.44
7
±2°
7° REF
E
E1
D
L3
H
1.778
L4
ø1x0.15
0.08 MAX
4.57 Typ
b
e
6.7
6.7
3
3
2.3 2.3
1.6 1.6
A
c2
A1
L2
L
Year code
Week code
MC
WWY
XXXD
Test sort name
Marking code
Format type
Mounting Pad Layout
www.fagorelectronica.com
Document Name: ft04dll Version: May-13
Page Number: 3/6
PREFERRED P/N PACKAGE CODE DELIVERY MODE BASE QUANTITY UNIT WEIGHT (g)
Revision: 1
FT04...D
Ratings and Characteristics (Ta 25 ºC unless otherwise noted)
LOGIC LEVEL TRIAC
www.fagorelectronica.com
Document Name: ft04dll Version: May-13
Page Number: 4/6
Revision: 1
1E+0
K=[Zth / Rth]
1E-3 1E-2 1E-1 1E+0 1E+1 1E+2 5E+2
tp (s)
IT(RMS)(A)
Fig. 2: RMS on-state current versus case
temperature (full cycle).
Fig. 3: Relative variation of thermal
impedance versus pulse duration.
Fig. 5: Surge peak on-state current versus
number of cycles
Fig. 4: On-state characteristics (maximum
values)
20.0
ITM (A)
0 0.5 1 1.5 2 2.5
VTM (V)
3 3.5 4
Number of cycles
Fig. 1: Maximum power dissipation versus
RMS on-state current (full cycle).
Fig. 6: Non repetitive surge peak on-state
current for a sinusoidal pulse with width:
tp < 10 ms, and corresponding value of I2t.
P (W)
IT(RMS)(A)
0
1
2
3
4
5
0
0 100
25 125
50 75
110 100 1000
ITSM(A). I2t (A2s)
tp(ms)
0
5
20
25
30
110
1
10
100
1
3
4
5
1.0
0.1
1E-1
1E-2
10
15
I TSM (A)
2
01230.5 1.5 2.5 3.5
4.5
10.0
Tj max. Tj max
Vt(o) = 0.9 V
rd = 140 mW
Tj initial
25 °C
35 Tj initial = 25 °C
F = 50Hz
Zth(j-c)
Zth(j-a)
a
360°
I2t
ITSM
Tj initial = 25 °C
FT04...D
LOGIC LEVEL TRIAC
Ratings and Characteristics (Ta 25 ºC unless otherwise noted)
Fig. 9: Relative variation of critical rate
of decrease of main current versus
(dV/dt)c (typical values).
2.0
0.1 1.0 10.0 100.0
1.6
1.8
1.4
1.2
1.0
0.8
0.6
0.4
(dV/dt)c (V/
µ
S)
Fig. 7: Relative variation of gate trigger
current, holding current and latching versus
junction temperature (typical values)
0 20 40 60 80 100120140
0
0.5
2.0
1.0
1.5
2.5
IGT,IH,IL[Tj]/IGT,IH,IL.[Tj=25°C]
Tj(ºC)
-40 -20
Fig. 8: Relative variation of critical rate of
decrease of main current versus junction
temperature
0 50 75 100 125
25
(dI/dt)c [Tj]/(dI/dc)c [Tj specified]
6
5
4
3
2
1
0
Tj(°C)
IGT
IH&IL
www.fagorelectronica.com
Document Name: ft04dll Version: May-13
Page Number: 5/6
Revision: 1
FT04....D
Disclaimer
LOGIC LEVEL TRIAC
200V eliminated
All product, product specifications and data are subject to change without notice to improve reliability,
function or design or otherwise.
Fagor Electrónica, S.Coop., its affiliates, agents, and employees, and all persons acting on its or their
behalf (collectively, "Fagor"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained
in any datasheet or in any other disclosure relating to any product.
Fagor makes no warranty, representation or guarantee regarding the suitability of the products for any particular
purpose or the continuing production of any product. To the maximum extent permitted by applicable law,
Fagor disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all
liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied
warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.
Statements regarding the suitability of products for certain types of applications are based on Fagor's knowledge
of typical requirements that are often placed on Fagor products in generic applications. Such statements are not
binding statements about the suitability of products for a particular application. It is the customer's responsibility
to validate that a particular product with the properties described in the product specification is suitable for use in a
particular application. Parameters provided in datasheets and/or specifications may vary in different applications
and performance may vary over time. All operating parameters, including typical parameters, must be validated
for each customer application by the customer's technical experts. Product specifications do not expand or
otherwise modify Fagor's terms and conditions of purchase, including but nos limited to the warranty expressed
therein.
Except as expressly indicated in writing. Fagor products are not designed for use in medical, life-saving, or
life-sustaining applications or for any other application in which the failure of the Fagor product could result in
personal injury or death. Customers using or selling Fagor products not expressly indicated for use in such
applications do so at their own risk and agree to fully indemnify and hold Fagor and its distributors harmless from
and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use
or sale, including attomeys fees, even if such claim alleges that Fagor or its distributor was negligent regarding
the design or manufacture of the part. Please contact authorized Fagor personnel to obtain written terms and
conditions regarding products designed for such applications.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Fagor, Product names and markings noted herein may be trademarks of their
respective owners.
www.fagorelectronica.com
Document Name: ft04dll Version: May-13
Page Number: 6/6
1
21-May-2013
0
14-Sep-2009 Original Data Sheet
Date Revision Description of Changes
Revision History
Revision: 1