PROTECTION PRODUCTS
1www.semtech.com
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
RailClamp
Low Capacitance TVS Diode Array
Description Features
Circuit Diagram Schematic and PIN Configuration
Revision 04/11/05
RailClamps are surge rated diode arrays designed to
protect high speed data interfaces. The SR series has
been specifically designed to protect sensitive compo-
nents which are connected to data and transmission
lines from overvoltage caused by electrostatic dis-
charge (ESD), electrical fast transients (EFT), and
lightning.
The unique design of the SRDA series devices incorpo-
rates surge rated, low capacitance steering diodes and
a TVS diode in a single package. During transient
conditions, the steering diodes direct the transient to
either the positive side of the power supply line or to
ground. The internal TVS diode prevents over-voltage
on the power line, protecting any downstream compo-
nents.
The low capacitance array configuration allows the user
to protect six high-speed data or transmission lines.
The low inductance construction minimizes voltage
overshoot during high current surges. Applications
Mechanical Characteristics
USB Power & Data Line Protection
T1/E1 secondary IC Side Protection
Token Ring
HDSL, SDSL secondary IC Side Protection
Video Line Protection
Microcontroller Input Protection
Base stations
I2C Bus Protection
Transient protection for high-speed data lines to
IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact)
IEC 61000-4-4 (EFT) 40A (5/50ns)
IEC 61000-4-5 (Lightning) 24A (8/20µs)
Array of surge rated diodes with internal TVS diode
Protects six I/O lines and power supply line
Low capacitance (<15pF) for high-speed interfaces
Low operating & clamping voltages
Solid-state technology
JEDEC SO-8 package
UL 497B listed
Molding compound flammability rating: UL 94V-0
Marking : Part number, date code, logo
Packaging : Tube or Tape and Reel per EIA 481
S0-8 (Top View)
I/O 1
I/O 2
I/O 3 I/O 4
I/O 5
I/O 6
+VREF
GND
1
2
3
45
6
7
8
2 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
Absolute Maximum Rating
Electrical Characteristics
gnitaRlobmySeulaVstinU
t(rewoPesluPkaeP
p
)sµ02/8=P
kp
005sttaW
I(egatloVdrawroFkaeP
F
)sµ02/8=pt,A1=V
PF
5.1V
erutarepmeTgniredloSdaeLT
L
).ces01(062C°
erutarepmeTgnitarepOT
J
521+ot55-C°
erutarepmeTegarotST
GTS
051+ot55-C°
6-3.3ADRS
retemaraPlobmySsnoitidnoCmuminiMlacipyTmumixaMstinU
egatloVffO-dnatSesreveRV
MWR
3.3V
egatloVhguorhT-hcnuPV
TP
I
TP
Aµ2=5.3V
egatloVkcaB-panSV
BS
I
BS
Am05=8.2V
tnerruCegakaeLesreveRI
R
V
MWR
C°52=T,V3.3=1Aµ
egatloVgnipmalCV
C
I
PP
sµ02/8=pt,A1=3.5V
egatloVgnipmalCV
C
I
PP
sµ02/8=pt,A01=01V
egatloVgnipmalCV
C
I
PP
sµ02/8=pt,A52=51V
tnerruCesluPkaePI
PP
t
p
sµ02/8=52A
ecnaticapaCnoitcnuJC
j
dnasnipO/IneewteB
dnuorG
V
R
zHM1=f,V0=
851Fp
snipO/IneewteB
V
R
zHM1=f,V0=
4Fp
Note:
(1) The SRDA3.3-6 is constructed using Semtech’s propri-
etary EPD process technology. See applications section for
more information.
3 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
6-50ADRS
retemaraPlobmySsnoitidnoCmuminiMlacipyTmumixaMstinU
egatloVffO-dnatSesreveRV
MWR
5V
egatloVnwodkaerBesreveRV
RB
I
t
Am1=6 V
tnerruCegakaeLesreveRI
R
V
MWR
C°52=T,V5=01Aµ
egatloVgnipmalCV
C
I
PP
t,A1=
p
sµ02/8=8.9V
egatloVgnipmalCV
C
I
PP
t,A01=
p
sµ02/8=21V
egatloVgnipmalCV
C
I
PP
t,A52=
p
sµ02/8=02V
tnerruCesluPkaePI
PP
t
p
sµ02/8=52A
ecnaticapaCnoitcnuJC
j
dnasnipO/IneewteB
dnuorG
V
R
zHM1=f,V0=
851Fp
snipO/IneewteB
V
R
zHM1=f,V0=
4Fp
Electrical Characteristics (continued)
4 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
Typical Characteristics
Non-Repetitive Peak Pulse Power vs. Pulse Time Power Derating Curve
0.01
0.1
1
10
0.1 1 10 100 1000
Pulse Duration - tp (µs)
Peak Pulse Power - Ppk (kW)
0
10
20
30
40
50
60
70
80
90
100
110
0 25 50 75 100 125 150
Ambient Temperature - TA (oC)
% of Rated Power or I
PP
Clamping Voltage vs. Peak Pulse Current
0
10
20
30
40
50
60
70
80
90
100
110
0 5 10 15 20 25 30
Time (µs)
Percent of IPP
e-t
td = IPP/2
Waveform
Parameters:
tr = 8µs
td = 20µs
Pulse Waveform
Variation of Capacitance vs. Reverse Voltage Forward Voltage vs. Forward Current
-14
-12
-10
-8
-6
-4
-2
0
0123456
Reverse Voltage - VR (V)
% Change in Capacitance
0
1
2
3
4
5
6
7
8
9
10
0 5 10 15 20 25 30 35 40 45 50
Forward Current - IF (A)
Forward Voltage - V
F (V)
Waveform
Parameters:
tr = 8µs
td = 20µs
0
2
4
6
8
10
12
14
16
0 5 10 15 20 25 30
Peak Pulse Current - IPP (A)
Clamping Voltage - VC (V)
SRDA05-6
SRDA3.3-6
Waveform
Parameters:
tr = 8µs
td = 20µs
5 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
Device Connection Options for Protection of Six High-
Speed Lines
The SRDA TVS is designed to protect four data lines
from transient overvoltages by clamping them to a
fixed reference. When the voltage on the protected
line exceeds the reference voltage (plus diode VF) the
steering diodes are forward biased, conducting the
transient current away from the sensitive circuitry.
Data lines are connected at pins 1, 2, 4, 5, 6 and 7.
The negative reference is connected at pin 8. These
pins should be connected directly to a ground plane on
the board for best results. The path length is kept as
short as possible to minimize parasitic inductance.
The positive reference is connected at pins 2 and 3.
The options for connecting the positive reference are
as follows:
1. To protect data lines and the power line, connect
pin 3 directly to the positive supply rail (VCC). In this
configuration the data lines are referenced to the
supply voltage. The internal TVS diode prevents
over-voltage on the supply rail.
2. The SRDA can be isolated from the power supply by
adding a series resistor between pin 3 and VCC. A
value of 10kΩ is recommended. The internal TVS
and steering diodes remain biased, providing the
advantage of lower capacitance.
3. In applications where no positive supply reference
is available, or complete supply isolation is desired,
the internal TVS may be used as the reference. In
this case, pin 3 is not connected. The steering
diodes will begin to conduct when the voltage on
the protected line exceeds the working voltage of
the TVS (plus one diode drop).
ESD Protection With RailClamps
Data Line and Power Supply Protection Using Vcc as
reference
Data Line Protection with Bias and Power Supply
Isolation Resistor
Data Line Protection Using Internal TVS Diode as
Reference
RailClamps are optimized for ESD protection using the
rail-to-rail topology. Along with good board layout,
these devices virtually eliminate the disadvantages of
using discrete components to implement this topology.
Consider the situation shown in Figure 1 where dis-
crete diodes or diode arrays are configured for rail-to-
rail protection on a high speed line. During positive
duration ESD events, the top diode will be forward
biased when the voltage on the protected line exceeds
the reference voltage plus the V
F
drop of the diode.
For negative events, the bottom diode will be biased
when the voltage exceeds the V
F
of the diode. At first
Applications Information
6 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
PIN Descriptions
Figure 1 - “Rail-To-Rail” Protection Topology
(First Approximation)
Figure 2 - The Effects of Parasitic Inductance When
Using Discrete Components to Implement Rail-To-Rail
Protection
Figure 3 - Rail-To-Rail Protection Using
RailClamp TVS Arrays
Applications Information (continued)
approximation, the clamping voltage due to the charac-
teristics of the protection diodes is given by:
V
C
= V
CC
+ V
F
(for positive duration pulses)
V
C
= -V
F
(for negative duration pulses)
However, for fast rise time transient events, the
effects of parasitic inductance must also be consid-
ered as shown in Figure 2. Therefore, the actual
clamping voltage seen by the protected circuit will be:
V
C
= V
CC
+ V
F
+ L
P
di
ESD
/dt (for positive duration pulses)
V
C
= -V
F
- L
G
di
ESD
/dt (for negative duration pulses)
ESD current reaches a peak amplitude of 30A in 1ns
for a level 4 ESD contact discharge per IEC 1000-4-2.
Therefore, the voltage overshoot due to 1nH of series
inductance is:
V = L
P
di
ESD
/dt = 1X10-9 (30 / 1X10-9) = 30V
Example:
Consider a V
CC
= 5V, a typical V
F
of 30V (at 30A) for the
steering diode and a series trace inductance of 10nH.
The clamping voltage seen by the protected IC for a
positive 8kV (30A) ESD pulse will be:
V
C
= 5V + 30V + (10nH X 30V/nH) = 335V
This does not take into account that the ESD current is
directed into the supply rail, potentially damaging any
components that are attached to that rail. Also note
the high V
F
of the discrete diode. It is not uncommon
for the V
F
of discrete diodes to exceed the damage
threshold of the protected IC. This is due to the
relatively small junction area of typical discrete compo-
nents. It is also possible that the power dissipation
capability of the discrete diode will be exceeded, thus
destroying the device.
The RailClamp is designed to overcome the inherent
disadvantages of using discrete signal diodes for ESD
suppression. The RailClamp’s integrated TVS diode
helps to mitigate the effects of parasitic inductance in
the power supply connection. During an ESD event,
7 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
Applications Information (continued)
the current will be directed through the integrated TVS
diode to ground. The total clamping voltage seen by
the protected IC due to this path will be:
V
C
= V
F(RailClamp)
+ V
TVS
This is given in the data sheet as the rated clamping
voltage of the device. For an SRDA05-6 the typical
clamping voltage is <16V at I
PP
=30A. The diodes
internal to the RailClamp are low capacitance, fast
switching devices that are rated to handle high tran-
sient currents and maintain excellent forward voltage
characteristics.
Using the RailClamp does not negate the need for good
board layout. All other inductive paths must be consid-
ered. The connection between the positive supply and
the SRDA and from the ground plane to the SRDA
must be kept as short as possible. The path between
the SRDA and the protected line must also be mini-
mized. The protected lines should be routed directly to
the SRDA. Placement of the SRDA on the PC board is
also critical for effective ESD protection. The device
should be placed as close as possible to the input
connector. The reason for this is twofold. First,
inductance resists change in current flow. If a signifi-
cant inductance exists between the connector and the
TVS, the ESD current will be directed elsewhere (lower
resistance path) in the system. Second, the effects of
radiated emissions and transient coupling can cause
upset to other areas of the board even if there is no
direct path to the connector. By placing the TVS close
to the connector it will divert the ESD current immedi-
ately and absorb the ESD energy before it can be
coupled into nearby traces.
(Reference Semtech application note SI99-01 for
further information on board layout)
the EPD technology, the SRDA3.3-6 can effectively
operate at 3.3V while maintaining excellent electrical
characteristics.
The IV characteristic curve of the EPD device is shown
in Figure 4. The device represents a high impedance
to the circuit up to the working voltage (VRWM). During a
transient event, the device will begin to conduct as it is
biased in the reverse direction. When the punch-
through voltage (VPT) is exceeded, the device enters a
low impedance state, diverting the transient current
away from the protected circuit. When the device is
conducting current, it will exhibit a slight “snap-back” or
negative resistance characteristic due to its structure.
This must be considered when connecting the device
to a power supply rail. To return to a non-conducting
state, the current through the device must fall below
the snap-back current (approximately < 50mA) to allow
it to travel back through the negative resistance
region. If this is a concern, a 10kW current limiting
resistor can be placed between the supply rail and the
positive reference pin to prevent device latch-up.
RailClamp is a registered trademark of Semtech corporation
IPP
ISB
IPT
IR
V
RWM VV PT VC
VBRR
IBRR
SB
Figure 4 - EPD TVS IV Characteristic Curve
SRDA3.3-6 EPD TVS Characteristics
The internal TVS of the SRDA3.3-4 is constructed using
Semtech’s proprietary EPD technology. The structure
of the EPD TVS is vastly different from the traditional
pn-junction devices that are internal to the SRDA05-6.
At voltages below 5V, high leakage current and junction
capacitance render conventional avalanche technology
impractical for most applications. However, by utilizing
8 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
Video Line Protection
Typical Applications
Matte Tin Lead Finish
Matte tin has become the industry standard lead-free
replacement for SnPb lead finishes. A matte tin finish
is composed of 100% tin solder with large grains.
Since the solder volume on the leads is small com-
pared to the solder paste volume that is placed on the
land pattern of the PCB, the reflow profile will be
determined by the requirements of the solder paste.
Therefore, these devices are compatible with both
lead-free and SnPb assembly techniques. In addition,
unlike other lead-free compositions, matte tin does not
have any added alloys that can cause degradation of
the solder joint.
9 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
Outline Drawing - SO-8
Land Pattern - SO-8
bxN
2X N/2 TIPS
SEATING
aaa C
E/22X
12
N
A
D
A1
E1
bbb C A-B D
ccc C
e/2
A2 SEE DETAIL A
SIDE VIEW
A
B
C
D
e
DETAIL A
c
L
(L1) 01
0.25
GAGE
PLANE
h
h
H
PLANE
3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS
OR GATE BURRS.
-B-
CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
DATUMS AND TO BE DETERMINED AT DATUM PLANE
NOTES:
1.
2. -A- -H-
REFERENCE JEDEC STD MS-012, VARIATION AA.
4.
.050 BSC
.236 BSC
8
.010
.150
.189
.154
.193
.012 -
8
0.25
1.27 BSC
6.00 BSC
3.90
4.90
-
.157
.197
3.80
4.80
.020 0.31
4.00
5.00
0.51
(.041)
.004
.008
-
.028
-
-
-
-
0°
.016
.007
.049
.004
.053
8° 0°
0.20
0.10
-8°
0.40
0.17
1.25
0.10
.041
.010
.069
.065
.010
1.35
(1.04)
0.72
-
1.04
0.25
-
-
-1.75
1.65
0.25
0.25
-
.010 .020 0.50
-
L1
N
01
bbb
aaa
ccc
A
b
A2
A1
D
E
E1
L
h
e
c
DIM MIN
MILLIMETERS
NOM
DIMENSIONS
INCHES
MIN MAX MAXNOM
E
(.205) (5.20)
Z
G
Y
P
(C) 3.00
.118
1.27
.050
0.60.024
2.20.087
7.40.291
X
INCHES
DIMENSIONS
Z
P
Y
X
DIM
C
G
MILLIMETERS
THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY.
CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR
COMPANY'S MANUFACTURING GUIDELINES ARE MET.
NOTES:
1.
REFERENCE IPC-SM-782A, RLP NO. 300A.
2.
10 2005 Semtech Corp. www.semtech.com
PROTECTION PRODUCTS
PROTECTION PRODUCTS
SRDA3.3-6 and SRDA05-6
Ordering Information
rebmuNtraPhsiniFdaeLgkP/ytQeziSleeR
BT.6-3.3ADRSbPnSleeR/005hcnI7
BT.6-50ADRSbPnSleeR/005hcnI7
TBT.6-3.3ADRSeerfbPleeR/005hcnI7
TBT.6-50ADRSeerfbPleeR/005hcnI7
6-3.3ADRSbPnSebuT/89A/N
6-50ADRSbPnSebuT/89A/N
T.6-3.3ADRSeerfbPebuT/89A/N
T.6-50ADRSeerfbPebuT/89A/N
hcnarBnawiaT 0833-8472-2-688:leT
Fxa0933-8472-2-688:
HbmGdnalreztiwShcetmeS
hcnarBnapaJ
0590-8046-3-18:leT
1590-8046-3-18:xaF
hcnarBaeroK Tle7734-725-2-28:
F6734-725-2-28:xa
).K.U(detimiLhcetmeS 006-725-4971-44:leT
106-725-4971-44:xaF
eciffOiahgnahS T0380-1936-12-68:le
1380-1936-12-68:xaF
LRASecnarFhcetmeS 00-22-82-961)0(-33:leT
89-21-82-961)0(-33:xaF
foyraidisbusdenwo-yllohwasiGAlanoitanretnIhcetmeS
.A.S.Uehtnisretrauqdaehstisahhcihw,noitaroproChcetmeS
HbmGynamreGhcetmeS 321-041-1618)0(-94:leT
421-041-1618)0(-94:xaF
Contact Information for Semtech International AG
