Supervisory Circuits with Watchdog
and Manual Reset in 5-Lead SOT-23
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2004–2008 Analog Devices, Inc. All rights reserved.
FEATURES
26 reset threshold options
2.5 V to 5 V in 100 mV increments
4 reset timeout options
1 ms, 20 ms, 140 ms, and 1120 ms (minimum)
4 watchdog timeout options
6.3 ms, 102 ms, 1600 ms, and 25.6 sec (typical)
Manual reset input
Reset output stages
Push-pull active low
Open-drain active low
Push-pull active high
Low power consumption: 5 μA
Guaranteed reset output valid to VCC = 1 V
Power supply glitch immunity
Specified over industrial temperature range
5-lead SOT-23 package
APPLICATIONS
Microprocessor systems
Computers
Controllers
Intelligent instruments
Portable equipment
FUNCTIONAL BLOCK DIAGRAMS
ADM6316
V
CC
V
CC
MR
GND WDI
RESET
RESET
GENERATOR
WATCHDOG
DETECTOR
DEBOUNCE
V
REF
0
4533-001
Figure 1.
ADM6320
VCC
MR
GND WDI
RESET
RESET
GENERATOR
WATCHDOG
DETECTOR
DEBOUNCE
VREF
04533-028
Figure 2.
GENERAL DESCRIPTION
The ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/
ADM6321/ADM6322 are supervisory circuits that monitor
power supply voltage levels and code execution integrity in
microprocessor-based systems. As well as providing power-
on reset signals, an on-chip watchdog timer can reset the
microprocessor if it fails to strobe within a preset timeout
period. A reset signal can also be asserted by an external push
button through a manual reset input. The seven parts feature
different combinations of watchdog input, manual reset input,
and output stage configuration, as shown in Table 1.
Each part is available in a choice of 26 reset threshold options
ranging from 2.5 V to 5 V in 100 mV increments. There are also
four reset timeout options of 1 ms, 20 ms, 140 ms, and 1120 ms
(minimum) and four watchdog timeout options of 6.3 ms, 102 ms,
1600 ms, and 25.6 sec (typical).
The ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/
ADM6321/ADM6322 are available in 5-lead SOT-23 packages
and typically consume only 3 μA, making them suitable for use
in low power portable applications.
Table 1. Selection Table
Part No. Watchdog Manual Reset
Output Stage
RESET RESET
ADM6316 Yes Yes Push-pull No
ADM6317 Yes Yes No Push-pull
ADM6318 Yes No Push-pull Push-pull
ADM6319 No Yes Push-pull Push-pull
ADM6320 Yes Yes Open-drain No
ADM6321 Yes No Open-drain Push-pull
ADM6322 No Yes Open-drain Push-pull
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 2 of 16
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagrams ............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Absolute Maximum Ratings ............................................................ 5
ESD Caution .................................................................................. 5
Pin Configurations and Function Descriptions ........................... 6
Typical Performance Characteristics ............................................. 7
Circuit Description ........................................................................... 9
Reset Output ................................................................................. 9
Open-Drain RESET Output ........................................................9
Manual Reset Input .......................................................................9
Watchdog Input .............................................................................9
Applications Information .............................................................. 10
Watchdog Input Current ........................................................... 10
Negative-Going VCC Transients ................................................ 10
Ensuring Reset Valid to VCC = 0 V ........................................... 10
Watchdog Software Considerations ......................................... 10
Options ............................................................................................ 11
Outline Dimensions ....................................................................... 13
Ordering Guide .......................................................................... 13
REVISION HISTORY
8/08—Rev. C to Rev. D
Change to Figure 18 ......................................................................... 9
4/07—Rev. B to Rev. C
Added Figure 2 .................................................................................. 1
Changes to Figure 23 ...................................................................... 13
Changes to Ordering Guide .......................................................... 13
1/07—Rev. A to Rev. B
Changes to Functional Block Diagram .......................................... 1
Changes to Figure 18 ...................................................................... 10
5/06—Rev. 0 to Rev. A
Updated Format .................................................................. Universal
Changes to Functional Block Diagram .......................................... 1
Changes to Table 8 .......................................................................... 12
Changes to Figure 22 ...................................................................... 13
Changes to Ordering Guide .......................................................... 13
10/04—Revision 0: Initial Version
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 3 of 16
SPECIFICATIONS
VCC = full operating range, TA = TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter Min Typ Max Unit Test Conditions/Comments
SUPPLY
VCC Operating Voltage Range 1 5.5 V
Supply Current 10 20 μA VCC = 5.5 V
5 12 μA VCC = 3.6 V
RESET THRESHOLD VOLTAGE VTH − 1.5% VTH V
TH + 1.5% V TA = 25°C
V
TH − 2.5% VTH V
TH + 2.5% V TA = −40°C to +85°C
RESET THRESHOLD TEMPERATURE
COEFFICIENT
40 ppm/°C
RESET THRESHOLD HYSTERESIS 3 mV
RESET TIMEOUT PERIOD
ADM63xxA 1 1.4 2 ms
ADM63xxB 20 28 40 ms
ADM63xxC 140 200 280 ms
ADM63xxD 1120 1600 2240 ms
VCC TO RESET DELAY 40 μs VCC falling at 1 mV/μs
PUSH-PULL OUTPUT (ADM6316, ADM6317,
ADM6318, ADM6319, ADM6321, ADM6322)
RESET Output Voltage 0.3 V
VCC ≥ 1.0 V, ISINK = 50 μA
0.3 V
VCC ≥ 1.2 V, ISINK = 100 μA
0.3 V VCC ≥ 2.7 V, ISINK = 1.2 mA
0.4 V VCC ≥ 4.5 V, ISINK = 3.2 mA
0.8 × VCC V VCC ≥ 2.7 V, ISOURCE = 500 μA
V
CC − 1.5 V VCC ≥ 4.5 V, ISOURCE = 800 μA
RESET Rise Time 5 25 ns From 10% to 90% VCC, CL = 5 pF,
VCC = 3.3 V
RESET Output Voltage 0.3 V VCC ≥ 2.7 V, ISINK = 1.2 mA
0.4 V VCC ≥ 4.5 V, ISINK = 3.2 mA
0.8 × VCC V VCC ≥ 1.8 V, ISOURCE = 150 μA
0.8 × VCC V VCC ≥ 2.7 V, ISOURCE = 500 μA
V
CC − 1.5 V VCC ≥ 4.5 V, ISOURCE = 800 μA
OPEN-DRAIN OUTPUT (ADM6320, ADM6321,
ADM6322)
RESET Output Voltage 0.3 V VCC ≥ 1.0 V, ISINK = 50 μA
0.3 V VCC ≥ 1.2 V, ISINK = 100 μA
0.3 V VCC ≥ 2.7 V, ISINK = 1.2 mA
0.4 V VCC ≥ 4.5 V, ISINK = 3.2 mA
Open-Drain Reset Output Leakage Current 1 μA
WATCHDOG INPUT (ADM6316, ADM6317,
ADM6318, ADM6320, ADM6321)
Watchdog Timeout Period
ADM63xxxW 4.3 6.3 9.3 ms
ADM63xxxX 71 102 153 ms
ADM63xxxY 1.12 1.6 2.4 sec
ADM63xxxZ 17.9 25.6 38.4 sec
WDI Pulse Width 50 ns VIL = 0.3 × VCC, VIH = 0.7 × VCC
WDI Input Threshold 0.3 × VCC 0.7 × VCC V
WDI Input Current 120 160 μA VWDI = VCC, time average
−20 −15 μA VWDI = 0, time average
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 4 of 16
Parameter Min Typ Max Unit Test Conditions/Comments
MANUAL RESET INPUT (ADM6316, ADM6317,
ADM6319, ADM6320, ADM6322)
MR Input Threshold 0.8 2.0 V VTH > 4.0 V
0.3 × VCC 0.7 × VCC V VTH < 4.0 V
MR Input Pulse Width 1 μs
MR Glitch Rejection 100 ns
MR Pull-Up Resistance 35 52 75 kΩ
MR to Reset Delay 230 ns VCC = 5 V
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 5 of 16
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted.
Table 3.
Parameter Rating
VCC −0.3 V to +6 V
RESET (ADM6320, ADM6321, ADM6322) −0.3 V to +6 V
All Other Pins −0.3 V to (VCC + 0.3 V)
Output Current (RESET, RESET) 20 mA
Operating Temperature Range −40°C to +85°C
Storage Temperature Range −65°C to +125°C
θJA Thermal Impedance, SOT-23 270°C/W
Lead Temperature
Soldering (10 sec) 300°C
Vapor Phase (60 sec) 215°C
Infrared (15 sec) 220°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 6 of 16
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
ADM6316/
ADM6320
TOP VIEW
(Not to Scale)
RESET
1
GND
2
MR
3
V
CC
WDI
5
4
04533-002
Figure 3. ADM6316/ADM6320 Pin Configuration
ADM6317
TOP VIEW
(Not to Scale)
RESET
1
GND
2
MR
3
V
CC
WDI
5
4
04533-003
Figure 4. ADM6317 Pin Configuration
ADM6318/
ADM6321
TOP VIEW
(Not to Scale)
RESET
1
GND
2
RESET
3
V
CC
WDI
5
4
04533-004
Figure 5. ADM6318/ADM6321 Pin Configuration
ADM6319/
ADM6322
TOP VIEW
(Not to Scale)
RESET
1
GND
2
RESET
3
V
CC
MR
5
4
04533-005
Figure 6. ADM6319/ADM6322 Pin Configuration
Table 4. Pin Function Descriptions
Pin No. Mnemonic Description
1 RESET (ADM6316/ADM6318/ADM6319/
ADM6320/ADM6321/ADM6322)
Active-Low Reset Output. Asserted whenever VCC is below the reset
threshold, VTH.
Push-Pull Output Stage for the ADM6316/ADM6318/ADM6319.
Open-Drain Output Stage for the ADM6320/ADM6321/ADM6322.
RESET (ADM6317) Active-High Push-Pull Reset Output.
2 GND (all models) Ground.
3 MR (ADM6316/ADM6317/ADM6320) Manual Reset Input. This is an active-low input that when forced low for at
least 1 μs, generates a reset. It features a 52 kΩ internal pull-up.
RESET (ADM6318/ADM6319/ADM6321/ADM6322) Active-High Push-Pull Reset Output.
4 WDI (ADM6316/ADM6317/ADM6318/
ADM6320/ADM6321)
Watchdog Input. Generates a reset if the logic level on the pin remains low
or high for the duration of the watchdog timeout. The timer is cleared if a
logic transition occurs on this pin or if a reset is generated. Leave this pin
floating to disable the watchdog timer.
MR (ADM6319/ADM6322) Manual Reset Input.
5 VCC (all models) Power Supply Voltage Being Monitored.
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 7 of 16
TYPICAL PERFORMANCE CHARACTERISTICS
TEMPERATURE (°C)
–40 –20 0 20 40 60 80
I
CC
(µA)
10.0
9.0
9.5
8.0
7.5
8.5
7.0
6.5
6.0
5.5
5.0
4.5
4.0
3.5
V
CC
=5V
V
CC
=3V
V
CC
=1.5V
0
4533-006
Figure 7. Supply Current vs. Temperature
(ADM6316/ADM6317/ADM6318/ADM6320/ADM6321)
V
CC
(V)
5.502.01.51.00.5 2.5 3.0 3.5 4.0 4.5 5.0
I
CC
(µA)
80
70
75
60
55
65
50
45
40
35
30
20
10
25
15
5
0
0
4533-007
Figure 8. Supply Current vs. Supply Voltage
TEMPERATURE (°C)
–40 40200–20 60 80
NORMALIZED RESET THRESHOLD
1.05
1.03
1.04
1.01
1.00
1.02
0.99
0.98
0.97
0.96
0.95
0
4533-008
Figure 9. Normalized Reset Threshold vs. Temperature
TEMPERATURE (°C)
–40 40200–20 60 80
V
CC
TO RESET DELAY (µs)
100
80
90
60
50
70
40
30
20
10
0
0
4533-009
Figure 10. VCC Falling to Reset Propagation Delay vs. Temperature
TEMPERATURE (°C)
–40 40200–20 60 80
MANUAL RESET TO RESET DELAY (ns)
340
300
320
260
240
280
220
200
180
160
140
120
100
0
4533-010
Figure 11. Manual Reset to Reset Propagation Delay vs. Temperature
(ADM6316/ADM6317/ADM6319/ADM6320/ADM6322)
TEMPERATURE (°C)
–40 40200–20 60 80
NORMALIZED RESET TIMEOUT
1.20
1.10
1.15
1.00
0.95
1.05
0.90
0.85
0.80
0
4533-011
Figure 12. Normalized Reset Timeout Period vs. Temperature
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 8 of 16
TEMPERATURE (°C)
–40 6040 80200–20
NORMALIZED WATCHDOG TIMEOUT
1.20
1.15
1.10
1.05
1.00
0.95
0.90
0
4533-012
Figure 13. Normalized Watchdog Timeout Period vs. Temperature
(ADM6316/ADM6317/ADM6318/ADM6320/ADM6321)
OVERDRIVE VOLTAGE (mV)
100010 100
MAXIMUM TRANSIENT DURATION (µs)
160
120
140
100
60
80
40
20
0
V
TH
= 4.63V
V
TH
= 2.93V
RESET OCCURS ABOVE CURVE
04533-013
Figure 14. Maximum VCC Transient Duration vs. Reset
Threshold Overdrive
TEMPERATURE (°C)
–50 0 50
MR MINIMUM PULSE WIDTH (ns)
190
160
180
170
150
130
140
120
110
100
0
4533-014
Figure 15. Manual Reset Minimum Pulse Width vs. Temperature
(ADM6316/ADM6317/ADM6319/ADM6320/ADM6322)
TEMPERATURE (°C)
–40 10 60
MINIMUM PULSE WIDTH (ns)
3.8
3.2
3.6
3.4
3.0
2.6
2.8
2.4
2.2
2.0
NEGATIVE PULSE
POSITIVE PULSE
0
4533-015
Figure 16. Watchdog Input Minimum Pulse Width vs. Temperature
(ADM6316/ADM6317/ADM6318/ADM6320/ADM6321)
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 9 of 16
CIRCUIT DESCRIPTION
The ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/
ADM6321/ADM6322 provide microprocessor supply voltage
supervision by controlling the microprocessor’s reset input. Code
execution errors are avoided during power-up, power-down,
and brownout conditions by asserting a reset signal when the
supply voltage is below a preset threshold and by allowing
supply voltage stabilization with a fixed timeout reset pulse
after the supply voltage rises above the threshold. In addition,
problems with microprocessor code execution can be monitored
and corrected with a watchdog timer (ADM6316/ADM6317/
ADM6318/ADM6320/ADM6321). If the user detects a problem
with the system’s operation, a manual reset input is available
(ADM6316/ADM6317/ADM6319/ADM6320/ADM6322) to
reset the microprocessor, for example, by means of an external
push button.
RESET OUTPUT
The ADM6316 features an active-low push-pull reset output,
while the ADM6317/ADM6321/ADM6322 have active-high
push-pull reset outputs. The ADM6318/ADM6319 feature dual
active-low and active-high push-pull reset outputs. For active-
low and active-high outputs, the reset signal is guaranteed to be
logic low and logic high, respectively, for VCC down to 1 V.
The reset output is asserted when VCC is below the reset thresh-
old (VTH), when MR is driven low, or when WDI is not serviced
within the watchdog timeout period (tWD). Reset remains asserted
for the duration of the reset active timeout period (tRP) after VCC
rises above the reset threshold, after MR transitions from low to
high, or after the watchdog timer times out. illustrates
the behavior of the reset outputs.
Figure 17
V
CC
1V
V
CC
0V
V
CC
0V
V
TH
V
TH
0V
V
CC
RESET
RESET
t
RD
t
RD
1V
t
RP
t
RP
04533-019
Figure 17. Reset Timing Diagram
OPEN-DRAIN RESET OUTPUT
The ADM6320/ADM6321/ADM6322 have an active-low, open-
drain reset output. This output structure requires an external
pull-up resistor to connect the reset output to a voltage rail no
higher than 6 V. The resistor should comply with the micro-
processor’s logic low and logic high voltage level requirements
while supplying input current and leakage paths on the RESET
line. A 10 kΩ resistor is adequate in most situations.
MANUAL RESET INPUT
The ADM6316/ADM6317/ADM6319/ADM6320/ADM6322
feature a manual reset input (MR), which when driven low, asserts
the reset output. When MR transitions from low to high, reset
remains asserted for the duration of the reset active timeout
period before deasserting. The MR input has a 52 kΩ, internal
pull-up so that the input is always high when unconnected. An
external push-button switch can be connected between MR and
ground so that the user can generate a reset. Debounce circuitry
for this purpose is integrated on chip. Noise immunity is provided
on the MR input, and fast, negative-going transients of up to
100 ns (typical) are ignored. A 0.1 μF capacitor between MR and
ground provides additional noise immunity.
WATCHDOG INPUT
The ADM6316/ADM6317/ADM6318/ADM6320/ADM6321
feature a watchdog timer that monitors microprocessor activity.
A timer circuit is cleared with every low-to-high or high-to-low
logic transition on the watchdog input pin (WDI), which detects
pulses as short as 50 ns. If the timer counts through the preset
watchdog timeout period (tWD), reset is asserted. The micro-
processor is required to toggle the WDI pin to avoid being reset.
Failure of the microprocessor to toggle WDI within the timeout
period, therefore, indicates a code execution error, and the reset
pulse generated restarts the microprocessor in a known state.
As well as logic transitions on WDI, the watchdog timer is also
cleared by a reset assertion due to an undervoltage condition on
VCC or due to MR being pulled low. When reset is asserted, the
watchdog timer is cleared and does not begin counting again
until reset deassserts. The watchdog timer can be disabled by
leaving WDI floating or by three-stating the WDI driver.
V
CC
1V
V
CC
0V
V
CC
0V
V
TH
0V
V
CC
WDI
RESET
t
RP
t
RP
t
WD
04533-022
Figure 18. Watchdog Timing Diagram
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 10 of 16
APPLICATIONS INFORMATION
WATCHDOG INPUT CURRENT
To minimize watchdog input current (and minimize overall
power consumption), leave WDI low for the majority of the
watchdog timeout period. When driven high, WDI can draw
as much as 160 μA. Pulsing WDI low-to-high-to-low at a low
duty cycle reduces the effect of the large input current. When
WDI is unconnected, a window comparator disconnects the
watchdog timer from the reset output circuitry so that reset is
not asserted when the watchdog timer times out.
NEGATIVE-GOING VCC TRANSIENTS
To avoid unnecessary resets caused by fast power supply transients,
the ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/
ADM6321/ADM6322 are equipped with glitch rejection circuitry.
The typical performance characteristic in Figure 14 plots VCC
transient duration vs. the transient magnitude. The curves show
combinations of transient magnitude and duration for which a
reset is not generated for 4.63 V and 2.93 V reset threshold
parts. For example, with the 2.93 V threshold, a transient that
goes 100 mV below the threshold and lasts 8 μs typically does
not cause a reset, but if the transient is any larger in magnitude
or duration, a reset is generated. An optional 0.1 μF bypass
capacitor mounted close to VCC provides additional glitch
rejection.
ENSURING RESET VALID TO VCC = 0 V
Both active-low and active-high reset outputs are guaranteed
to be valid for VCC as low as 1 V. However, by using an external
resistor with push-pull configured reset outputs, valid outputs
for VCC as low as 0 V are possible. For an active-low reset output, a
resistor connected between RESET and ground pulls the output
low when it is unable to sink current. For the active-high case, a
resistor connected between RESET and VCC pulls the output high
when it is unable to source current. A large resistance, such as
100 kΩ, should be used so that it does not overload the reset
output when VCC is above 1 V.
ADM6316/
ADM6318/
ADM6319
VCC
RESET
100kΩ
ADM6317/
ADM6318/
ADM6319/
ADM6321/
ADM6322
V
CC
RESET
100kΩ
0
4533-018
Figure 19. Ensuring Reset Valid to VCC = 0 V
WATCHDOG SOFTWARE CONSIDERATIONS
In implementing the microprocessor’s watchdog strobe code,
quickly switching WDI low to high and then high to low (mini-
mizing WDI high time) is desirable for current consumption
reasons. However, a more effective way of using the watchdog
function can be considered.
A low-to-high-to-low WDI pulse within a given subroutine
prevents the watchdog from timing out. However, if the sub-
routine becomes stuck in an infinite loop, the watchdog cannot
detect this because the subroutine continues to toggle WDI. A
more effective coding scheme for detecting this error involves
using a slightly longer watchdog timeout. In the program that
calls the subroutine, WDI is set high. The subroutine sets WDI
low when it is called. If the program executes without error, WDI
is toggled high and low with every loop of the program. If the
subroutine enters an infinite loop, WDI is kept low, the watchdog
times out, and the microprocessor is reset (see Figure 20).
START
SET WDI
HIGH
PROGRAM
CODE
SUBROUTINE
SET WDI
LOW
RETURN
INFINITE LOOP:
WATCHDOG
TIMES OUT
RESET
04533-021
Figure 20. Watchdog Flow Diagram
RESET RESET
WDI I/OMR
ADM6316
V
CC
MICROPROCESSOR
04533-020
Figure 21. Typical Application Circuit
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 11 of 16
OPTIONS
Table 5. Reset Voltage Threshold Options
Part No.
TA= +25°C TA= −40°C to +85°C
Unit
Min Typ Max Min Max
ADM63xxx50 4.925 5.000 5.075 4.875 5.125
V
ADM63xxx49 4.827 4.900 4.974 4.778 5.023
V
ADM63xxx48 4.728 4.800 4.872 4.680 4.920
V
ADM63xxx47 4.630 4.700 4.771 4.583 4.818
V
ADM63xxx46 4.561 4.630 4.699 4.514 4.746
V
ADM63xxx45 4.433 4.500 4.568 4.388 4.613
V
ADM63xxx44 4.314 4.390 4.446 4.270 4.490
V
ADM63xxx43 4.236 4.300 4.365 4.193 4.408
V
ADM63xxx42 4.137 4.200 4.263 4.095 4.305
V
ADM63xxx41 4.039 4.100 4.162 3.998 4.203
V
ADM63xxx40 3.940 4.00 4.060 3.900 4.100
V
ADM63xxx39 3.842 3.900 3.959 3.803 3.998
V
ADM63xxx38 3.743 3.800 3.857 3.705 3.895
V
ADM63xxx37 3.645 3.700 3.756 3.608 3.793
V
ADM63xxx36 3.546 3.600 3.654 3.510 3.690
V
ADM63xxx35 3.448 3.500 3.553 3.413 3.588
V
ADM63xxx34 3.349 3.400 3.451 3.315 3.485
V
ADM63xxx33 3.251 3.300 3.350 3.218 3.383
V
ADM63xxx32 3.152 3.200 3.248 3.120 3.280
V
ADM63xxx31 3.034 3.080 3.126 3.003 3.157
V
ADM63xxx30 2.955 3.000 3.045 2.925 3.075
V
ADM63xxx29 2.886 2.930 2.974 2.857 3.000
V
ADM63xxx28 2.758 2.800 2.842 2.730 2.870
V
ADM63xxx27 2.660 2.700 2.741 2.633 2.768
V
ADM63xxx26 2.591 2.630 2.669 2.564 2.696
V
ADM63xxx25 2.463 2.500 2.538 2.438 2.563
V
Table 6. Reset Timeout Options
Suffix Min Typ Max Unit
A 1 1.6 2 ms
B 20 30 40 ms
C 140 200 280 ms
D 1.12 1.60 2.24 sec
Table 7. Watchdog Timer Options
Suffix Min Typ Max Unit
W 4.3 6.3 9.3 ms
X 71 102 153 ms
Y 1.12 1.6 2.24 sec
Z 17.9 25.6 38.4 sec
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 12 of 16
Table 8. Standard Models
Model Reset Threshold (V) Minimum Reset Timeout (ms) Typical Watchdog Timeout (sec)
ADM6316DZ26ARJ 2.63 1120 25.6
ADM6316CY29ARJ 2.93 140 1.6
ADM6316CY46ARJ 4.63 140 1.6
ADM6316BX46ARJ 4.63 20 0.102
ADM6316DZ31ARJ 3.08 1120 25.6
ADM6318CZ28ARJ 2.8 140 25.6
ADM6318CY46ARJ 4.63 140 1.6
ADM6318BX49ARJ 4.90 20 0.102
ADM6319C29ARJ 2.93 140 N/A
ADM6319B31ARJ 3.08 20 N/A
ADM6319C46ARJ 4.63 140 N/A
ADM6320CY29ARJ 2.93 140 1.6
ADM6320CZ29ARJ 2.93 140 25.6
ADM6320CY46ARJ 4.63 140 1.6
ADM6321CY46ARJ 4.63 140 1.6
ADM6322C46ARJ 4.63 140 N/A
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 13 of 16
OUTLINE DIMENSIONS
PIN 1
1.60 BSC 2.80 BSC
1.90
BSC
0.95 BSC
5
123
4
0.22
0.08
10°
5°
0°
0.50
0.30
0.15 MAX SEATING
PLANE
1.45 MAX
1.30
1.15
0.90
2.90 BSC
0.60
0.45
0.30
COMPLIANT TO JEDEC STANDARDS MO-178-A A
Figure 22. 5-Lead Small Outline Transistor Package [SOT-23]
(RJ-5)
Dimensions shown in millimeters
Z: RoHS COMPLIANT
ADM63
____
ARJ
_
-
_
ORDERING QUANTITY
RL7: 3000 PIECE REEL
R7: 3000 PIECE REEL RoHS COMPLIAN
T
PACKAGE CODE
RJ: 5-LEAD SOT-23
TEMPERATURE RANGE
A: –40°C TO +85°C
RESET THRESHOLD NUMBER
(25 TO 50)
WATCHDOG TIMEOUT PERIOD
W: 6.3ms (TYP)
X: 102ms (TYP)
Y: 1.6sec (TYP)
Z: 25.6sec (TYP)
RESET TIMEOUT PERIOD
A: 1ms (MIN)
B: 20ms (MIN)
C: 140ms (MIN)
D: 1120ms (MIN)
GENERIC NUMBER
(16 TO 22)
0
4533-024
Figure 23. Ordering Code Structure (Modified Diagram)
ORDERING GUIDE
Model1, 2
Temperature Range Ordering Quantity3Package Description Package Option Branding
ADM6316xxxARJ-RL7 −40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 N00
ADM6316xxxARJZ-R74−40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 M7Q
ADM6317xxxARJZ-R74
−40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 M9N
ADM6318xxxARJ-RL7 −40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 N02
ADM6318xxxARJZ-R74
−40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 M4Q
ADM6319xxARJ-RL7 −40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 N03
ADM6319xxARJZ-R74
−40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 N0S
ADM6320xxxARJ-RL7 −40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 N04
ADM6320xxxARJZ-R74
−40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 N0T
ADM6321xxxARJ-RL7 −40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 N05
ADM6321xxxARJZ-R74
−40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 M8L
ADM6322xxARJ-RL7 −40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 N06
ADM6322xxARJZ-RL74
−40°C to +85°C 3,000 5-Lead SOT-23 RJ-5 M8J
1 Complete the ordering code by inserting reset threshold, reset timeout, and watchdog timeout (ADM6316/ADM6317/ADM6318/ADM6320/ADM6321) suffixes from
Table 5 to Table 7. No watchdog timeout is available for ADM6319/ADM6322.
2 Contact sales for the availability of nonstandard models. See Table 8 for a list of standard models.
3 A minimum of 12,000 (four reels) must be ordered.
4 Z = RoHS Compliant Part.
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 14 of 16
NOTES
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 15 of 16
NOTES
ADM6316/ADM6317/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Rev. D | Page 16 of 16
NOTES
©2004–2008 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D04533-0-8/08(D)
