Rev. 1.5 6/18 Copyright © 2018 by Silicon Laboratories Si530/531
Si530/531
CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL® with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL®
Clock
Synthesis
VDD CLK+CLK–
OE GND
Ordering Information:
See page 7.
Pin Assignments:
See page 6.
(Top View)
Si5602
1
2
3
6
5
4GND
OE
VDD
CLK+
CLK–
NC
1
2
3
6
5
4GND
NC
VDD
CLK
NC
OE
1
2
3
6
5
4GND
NC
VDD
CLK+
CLK–
OE
Si530 (LVDS/LVPECL/CML)
Si530 (CMOS)
Si531 (LVDS/LVPECL/CML)
REVISION D
Si530/531
2 Rev. 1.5
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter Symbol Test Condition Min Typ Max Unit
Supply Voltage1VDD 3.3 V option 2.97 3.3 3.63 V
2.5 V option 2.25 2.5 2.75 V
1.8 V option 1.71 1.8 1.89 V
Supply Current IDD Output enabled
LVPECL
CML
LVDS
CMOS
—
—
—
—
111
99
90
81
121
108
98
88
mA
Tristate mode — 60 75 mA
Output Enable (OE)2VIH 0.75 x VDD ——V
VIL ——0.5V
Operating Temperature Range TA–40 — 85 ºC
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.
2. OE pin includes a 17 k pullup resistor to VDD.
Table 2. CLK± Output Frequency Characteristics
Parameter Symbol Test Condition Min Typ Max Unit
Nominal Frequency1,2 fOLVPECL/LVDS/CML 10 — 945 MHz
CMOS 10 — 160 MHz
Initial Accuracy fi
Measured at +25 °C at time of
shipping — ±1.5 — ppm
Temperature Stability1,3 –7
–20
–50
—
—
—
+7
+20
+50
ppm
Aging
fa
Frequency drift over first year — — ±3 ppm
Frequency drift over 20 year
life — — ±10 ppm
Notes:
1. See Section 3. "Ordering Information" on page 7 for further details.
2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
3. Selectable parameter specified by part number.
4. Time from powerup or tristate mode to fO.
Si530/531
Rev. 1.5 3
Total Stability Temp stability = ±7 ppm — — ±20 ppm
Temp stability = ±20 ppm — — ±31.5 ppm
Temp stability = ±50 ppm — — ±61.5 ppm
Powerup Time4tOSC ——10ms
Table 3. CLK± Output Levels and Symmetry
Parameter Symbol Test Condition Min Typ Max Unit
LVPECL Output Option1VOmid-level VDD – 1.42 — VDD – 1.25 V
VOD swing (diff) 1.1 —1.9 VPP
VSE swing (single-ended) 0.55 —0.95 VPP
LVDS Output Option2VOmid-level 1.125 1.20 1.275 V
VOD swing (diff) 0.5 0.7 0.9 VPP
CML Output Option2
VO
2.5/3.3 V option mid-level — VDD – 1.30 — V
1.8 V option mid-level — VDD – 0.36 — V
VOD
2.5/3.3 V option swing (diff) 1.10 1.50 1.90 VPP
1.8 V option swing (diff) 0.35 0.425 0.50 VPP
CMOS Output Option3VOH IOH =32mA 0.8 x VDD —VDD V
VOL IOL =32mA — — 0.4 V
Rise/Fall time (20/80%) tR, tFLVPECL/LVDS/CML — — 350 ps
CMOS with CL=15pF — 1 — ns
Symmetry (duty cycle) SYM LVPECL: VDD – 1.3 V
(diff)
LVDS: 1.25 V (diff)
CMOS: VDD/2
45 — 55 %
Notes:
1. 50 to VDD – 2.0 V.
2. Rterm = 100 (differential).
3. CL = 15 pF
Table 2. CLK± Output Frequency Characteristics (Continued)
Parameter Symbol Test Condition Min Typ Max Unit
Notes:
1. See Section 3. "Ordering Information" on page 7 for further details.
2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
3. Selectable parameter specified by part number.
4. Time from powerup or tristate mode to fO.
Si530/531
4 Rev. 1.5
Table 4. CLK± Output Phase Jitter
Parameter Symbol Test Condition Min Typ Max Unit
Phase Jitter (RMS)1
for FOUT > 500 MHz
J12 kHz to 20 MHz (OC-48) — 0.25 0.40 ps
50 kHz to 80 MHz (OC-192) — 0.26 0.37 ps
Phase Jitter (RMS)1
for FOUT of 125 to 500 MHz
J12 kHz to 20 MHz (OC-48) — 0.36 0.50 ps
50 kHz to 80 MHz (OC-192)2— 0.34 0.42 ps
Phase Jitter (RMS)
for FOUT of 10 to 160 MHz
CMOS Output Only
J12 kHz to 20 MHz (OC-48)2—0.62—ps
50 kHz to 20 MHz2—0.61—ps
Notes:
1. Refer to AN256 for further information.
2. Max offset frequencies: 80 MHz for FOUT > 250 MHz, 20 MHz for 50 MHz < FOUT <250 MHz,
2MHz for 10MHz <
FOUT <50 MHz.
Table 5. CLK± Output Period Jitter
Parameter Symbol Test Condition Min Typ Max Unit
Period Jitter* JPER RMS — 2 — ps
Peak-to-Peak — 14 — ps
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.
Table 6. CLK± Output Phase Noise (Typical)
Offset Frequency (f) 120.00 MHz
LVDS
156.25 MHz
LVPECL
622.08 MHz
LVPECL
Unit
100 Hz
1kHz
10 kHz
100 kHz
1MHz
10 MHz
100 MHz
–112
–122
–132
–137
–144
–150
n/a
–105
–122
–128
–135
–144
–147
n/a
–97
–107
–116
–121
–134
–146
–148
dBc/Hz
Si530/531
Rev. 1.5 5
Table 7. Environmental Compliance
The Si530/531 meets the following qualification test requirements.
Parameter Conditions/Test Method
Mechanical Shock MIL-STD-883, Method 2002
Mechanical Vibration MIL-STD-883, Method 2007
Solderability MIL-STD-883, Method 2003
Gross & Fine Leak MIL-STD-883, Method 1014
Resistance to Solder Heat MIL-STD-883, Method 2036
Moisture Sensitivity Level J-STD-020, MSL1
Contact Pads Gold over Nickel
Table 8. Thermal Characteristics
(Typical values TA = 25 ºC, VDD =3.3V)
Parameter Symbol Test Condition Min Typ Max Unit
Thermal Resistance Junction to Ambient JA Still Air — 84.6 — °C/W
Thermal Resistance Junction to Case JC Still Air — 38.8 — °C/W
Ambient Temperature TA–40 — 85 °C
Junction Temperature TJ——125°C
Table 9. Absolute Maximum Ratings1
Parameter Symbol Rating Unit
Maximum Operating Temperature TAMAX 85 ºC
Supply Voltage, 1.8 V Option VDD –0.5 to +1.9 V
Supply Voltage, 2.5/3.3 V Option VDD –0.5 to +3.8 V
Input Voltage (any input pin) VI–0.5 to VDD + 0.3 V
Storage Temperature TS–55 to +125 ºC
ESD Sensitivity (HBM, per JESD22-A114) ESD 2500 V
Soldering Temperature (Pb-free profile)2TPEAK 260 ºC
Soldering Temperature Time @ TPEAK (Pb-free profile)2tP20–40 seconds
Notes:
1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional
operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for
extended periods may affect device reliability.
2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download at
www.silabs.com/VCXO for further information, including soldering profiles.
Si530/531
6 Rev. 1.5
2. Pin Descriptions
Table 10. Pinout for Si530 Series
Pin Symbol LVDS/LVPECL/CML Function CMOS Function
1 OE (CMOS only)* No connection
Output enable
0 = clock output disabled (outputs tristated)
1 = clock output enabled
2
OE
(LVPECL,LVDS,
CML)*
Output enable
0 = clock output disabled (outputs tristated)
1 = clock output enabled
No connection
3 GND Electrical and Case Ground Electrical and Case Ground
4 CLK+ Oscillator Output Oscillator Output
5 CLK– Complementary Output No connection
6V
DD Power Supply Voltage Power Supply Voltage
*Note: OE includes a 17 k pullup resistor to VDD.
Table 11. Pinout for Si531 Series
Pin Symbol LVDS/LVPECL/CML Function
1 OE (LVPECL, LVDS, CML)*
Output enable
0 = clock output disabled (outputs tristated)
1 = clock output enabled
2 No connection No connection
3 GND Electrical and Case Ground
4 CLK+ Oscillator Output
5 CLK– Complementary output
6V
DD Power Supply Voltage
*Note: OE includes a 17 k pullup resistor to VDD.
1
2
3
6
5
4GND
NC
VDD
CLK
NC
OE
(Top View)
1
2
3
6
5
4GND
OE
VDD
CLK+
CLK–
NC
1
2
3
6
5
4GND
NC
VDD
CLK+
CLK–
OE
Si530
LVDS/LVPECL/CML
Si530
CMOS
Si531
LVDS/LVPECL/CML
Si530/531
Rev. 1.5 7
3. Ordering Information
The Si530/531 XO supports a variety of options including frequency, temperature stability, output format, and VDD.
Specific device configurations are programmed into the Si530/531 at time of shipment. Configurations can be
specified using the Part Number Configuration chart below. Silicon Laboratories provides a web browser-based
part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this
tool and for further ordering instructions. The Si530 and Si531 XO series are supplied in an industry-standard,
RoHS compliant, 6-pad, 5 x 7 mm package. The Si531 Series supports an alternate OE pinout (pin #1) for the
LVPECL, LVDS, and CML output formats. See Tables 10 and 11 for the pinout differences between the Si530 and
Si531 series.
Figure 1. Part Number Convention
Si530/531
8 Rev. 1.5
4. Outline Diagram and Suggested Pad Layout
Figure 2 illustrates the package details for the Si530/531. Table 12 lists the values for the dimensions shown in the
illustration.
Figure 2. Si530/531 Outline Diagram
Table 12. Package Diagram Dimensions (mm)
Dimension Min Nom Max
A 1.50 1.65 1.80
b 1.30 1.40 1.50
c 0.50 0.60 0.70
D 5.00 BSC
D1 4.30 4.40 4.50
e 2.54 BSC
E 7.00 BSC
E1 6.10 6.20 6.30
H 0.55 0.65 0.75
L 1.17 1.27 1.37
L1 0.05 0.10 0.15
p 1.80 — 2.60
R 0.70 REF
aaa 0.15
bbb 0.15
ccc 0.10
ddd 0.10
eee 0.05
Notes:
1. All dimensions shown are in millimeters (mm) unless
otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
Si530/531
Rev. 1.5 9
5. Si530/Si531 Mark Specification
Figure 3 illustrates the mark specification for the Si530/Si531. Table 13 lists the line information.
Figure 3. Mark Specification
Table 13. Si53x Top Mark Description
Line Position Description
1 1–10 “SiLabs"+ Part Family Number, 53x (First 3 characters in part number where x = 0
indicates a 530 device and x = 1 indicates a 531 device).
2 1–10 Si530, Si531: Option1 + Option2 + Freq(7) + Temp
Si532, Si533, Si534, Si530/Si531 w/ 8-digit resolution:
Option1 + Option2 + ConfigNum(6) + Temp
3 Trace Code
Position 1 Pin 1 orientation mark (dot)
Position 2 Product Revision (D)
Position 3–6 Tiny Trace Code (4 alphanumeric characters per assembly release instructions)
Position 7 Year (least significant year digit), to be assigned by assembly site (ex: 2007 = 7)
Position 8–9 Calendar Work Week number (1–53), to be assigned by assembly site
Position 10 “+” to indicate Pb-Free and RoHS-compliant
Si530/531
10 Rev. 1.5
6. 6-Pin PCB Land Pattern
Figure 4 illustrates the 6-pin PCB land pattern for the Si530/531. Table 14 lists the values for the dimensions shown
in the illustration.
Figure 4. Si530/531 PCB Land Pattern
Table 14. PCB Land Pattern Dimensions (mm)
Dimension (mm)
C1 4.20
E2.54
X1 1.55
Y1 1.95
Notes:
General
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material
Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
Solder Mask Design
1. All metal pads are to be non-solder mask defined (NSMD). Clearance between
the solder mask and the metal pad is to be 60 µm minimum, all the way around
the pad.
Stencil Design
1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls
should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1.
Card Assembly
1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020
specification for Small Body Components.
Si530/531
11 Rev. 1.5
DOCUMENT CHANGE LIST
Revision 0.4 to Revision 0.5
Updated Table 1, “Recommended Operating
Conditions,” on page 2.
Added maximum supply current specifications.
Specified relationship between temperature at startup
and operation temperature.
Updated Table 4, “CLK± Output Phase Jitter,” on
page 4 to include maximum rms jitter generation
specifications and updated typical rms jitter
specifications.
Added Table 6, “CLK± Output Phase Noise
(Typical),” on page 4.
Added Output Enable active polarity as an option in
Figure 1, “Part Number Convention,” on page 7.
Revision 0.5 to Revision 1.0
Updated Note 3 in Table 1, “Recommended
Operating Conditions,” on page 2.
Updated Figure 1, “Part Number Convention,” on
page 7.
Revision 1.0 to Revision 1.1
Updated Table 1, “Recommended Operating
Conditions,” on page 2.
Device maintains stable operation over –40 to +85 ºC
operating temperature range.
Supply current specifications updated for revision D.
Updated Table 2, “CLK± Output Frequency
Characteristics,” on page 2.
Added specification for ±20 ppm lifetime stability
(±7 ppm temperature stability) XO.
Updated Table 3, “CLK± Output Levels and
Symmetry,” on page 3.
Updated LVDS differential peak-peak swing
specifications.
Updated Table 4, “CLK± Output Phase Jitter,” on
page 4.
Updated Table 5, “CLK± Output Period Jitter,” on
page 4.
Revised period jitter specifications.
Updated Table 9, “Absolute Maximum Ratings1,” on
page 5 to reflect the soldering temperature time at
260 ºC is 20–40 sec per JEDEC J-STD-020C.
Updated 3. "Ordering Information" on page 7.
Changed ordering instructions to revision D.
Added 5. "Si530/Si531 Mark Specification" on page
9.
Revision 1.1 to Revision 1.2
Updated 2.5 V/3.3 V and 1.8 V CML output level
specifications for Table 3 on page 3.
Added footnotes clarifying max offset frequency test
conditions for Table 4 on page 4.
Added CMOS phase jitter specs to Table 4 on
page 4.
Removed the words "Differential Modes:
LVPECL/LVDS/CML" in the footnote referring to
AN256 in Table 4 on page 4.
Separated 1.8 V, 2.5 V/3.3 V supply voltage
specifications in Table 9 on page 5.
Updated and clarified Table 9 on page 5 to include
the "Moisture Sensitivity Level" and "Contact Pads"
rows.
Updated Figure 3 on page 9 and Table 13 on page 9
to reflect specific marking information. Previously,
Figure 3 was generic.
Revision 1.2 to Revision 1.3
Added Table 8, “Thermal Characteristics,” on
page 5.
Revision 1.3 to Revision 1.4
Revised Figure 2 and Table 12 on page 8 to reflect
current package outline diagram.
Revised Figure 4 and Table 14 on page 10 to reflect
the recommended PCB land pattern.
Revision 1.4 to Revision 1.5
Changed “Trays” to “Coil Tape” in Ordering Guide.
http://www.silabs.com
Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA
ClockBuilder Pro
One-click access to Timing tools,
documentation, software, source
code libraries & more. Available for
Windows and iOS (CBGo only).
www.silabs.com/CBPro
Timing Portfolio
www.silabs.com/timing
SW/HW
www.silabs.com/CBPro
Quality
www.silabs.com/quality
Support and Community
community.silabs.com
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant
personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®,
EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or
registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited.
All other products or brand names mentioned herein are trademarks of their respective holders.
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Silicon Laboratories:
531AA25M0000DG 531AC156M250DG 531FC155M520DG 531FA162M000DG Si5319A-C-GM Si5319B-C-GM
Si5319C-C-GM 531BA250M000DG 531BA200M000DG Si5316-C-GM 531FC000199DG 531AC1220M00DG
531FA200M000DG 531FA250M000DG 531FB156M250DG 531AA720M000DG 531KB800M000DG
531BA98M0000DG 531BB100M000DG 531FA125M000DG 531BA106M250DG 531BA159M375DG
531BB125M000DG 531EB155M520DG 531RA625M000DG 531BA120M000DG 531EC155M520DG
531MA1040M00DG 531BC1296M00DG 531AC1273M00DG 531BC160M000DG 531BC400M000DG Si5316-EVB
531AB350M000DG 531BB98M3040DG 531AA500M000DG 531AC622M080DG 531AA78M1250DG
531BA106M250DGR 531BB159M375DG 531FC000200DG 531FC000198DG 531BA100M000DG 531FC000202DG
531BC100M000DG 531BC155M520DG 531BC156M250DG 531FC100M000DG 531DC216M667DG
531DC200M000DG 531DC260M000DG 531BB102M400DG 531AB622M080DG 531AB000210DG 531AB000212DG
531AB698M483DG 531FA156M250DG 531BC60M0000DG 531BC1024M00DG 531FB200M000DG
531BA375M000DG 531BA400M000DG 531FA204M800DG 531FB150M000DG 531EA100M000DG
531FA100M000DG 531KA100M000DG 531FB212M500DG 531BA125M000DG 531FA256M000DG
531BA62M5000DG 531EB133M368DG 531BA100M300DG 531AA20M0000DG 531AA64M0000DG
531AA10M0000DG 531AC160M000DG 531EA148M500DG 531EA250M000DG 531AC187M500DG
531AC187M500DGR 531BC106M250DG 531FC106M250DGR 531BC622M080DGR 531EC187M500DGR
531EC250M000DG 531FC312M500DG 531AC311M040DGR 531BC200M000DG 531EC200M000DG
531EC311M040DG 531AC125M000DG 531BC187M500DG 531FC311M040DGR 531FC622M080DG
531BC155M520DGR 531AC311M040DG 531EC622M080DGR 531BC200M000DGR 531AC000110DG