ADC128S052 ADC128S052/ADC128S052Q 8-Channel, 200 kSPS to 500 kSPS, 12-Bit A/D Converter Literature Number: SNAS333C ADC128S052/ADC128S052Q 8-Channel, 200 kSPS to 500 kSPS, 12-Bit A/D Converter General Description Features The ADC128S052 is a low-power, eight-channel CMOS 12bit analog-to-digital converter specified for conversion throughput rates of 200 kSPS to 500 kSPS. The converter is based on a successive-approximation register architecture with an internal track-and-hold circuit. It can be configured to accept up to eight input signals at inputs IN0 through IN7. The output serial data is straight binary and is compatible with several standards, such as SPITM, QSPI, MICROWIRE, and many common DSP serial interfaces. The ADC128S052 may be operated with independent analog and digital supplies. The analog supply (VA) can range from +2.7V to +5.25V, and the digital supply (VD) can range from +2.7V to VA. Normal power consumption using a +3V or +5V supply is 1.6 mW and 8.7 mW, respectively. The power-down feature reduces the power consumption to 0.06 W using a +3V supply and 0.25 W using a +5V supply. The ADC128S052/ADC128S052Q is packaged in a 16-lead TSSOP package. The ADC128S052 is guaranteed over the extended industrial temperature range of -40C to +105C while the ADC128S052Q is guaranteed to an AECQ100 Grade 1 automotive temperature range of -40 C to +125C. ADC128S052Q is AECQ100 Qualified to Grade1 and is manufactured on an Automotive Grade Flow Eight input channels Variable power management Independent analog and digital supplies SPITM/QSPITM/MICROWIRETM/DSP compatible Packaged in 16-lead TSSOP Key Specifications Conversion Rate DNL (VA = VD = 5.0 V) INL (VA = VD = 5.0 V) Power Consumption -- 3V Supply -- 5V Supply 200 kSPS to 500 kSPS +1.3 / -0.9 LSB (max) 1.0 LSB (max) 1.6 mW (typ) 8.7 mW (typ) Applications Automotive Navigation Portable Systems Medical Instruments Mobile Communications Instrumentation and Control Systems Connection Diagram 20162605 Ordering Information Order Code Temperature Range Description ADC128S052CIMT -40C to +105C 16-Lead TSSOP Package ADC128S052CIMTX -40C to +105C 16-Lead TSSOP Package, Tape & Reel ADC128S052QCMT -40C to +125C 16-Lead TSSOP Package ADC128S052QCMTX -40C to +125C 16-Lead TSSOP Package, Tape & Reel ADC128S052EVAL Evaluation Board SPITM is a trademark of Motorola, Inc. (c) 2010 National Semiconductor Corporation 201626 www.national.com ADC128S052/ADC128S052Q 8-Channel, 200 kSPS to 500 kSPS, 12-Bit A/D Converter November 30, 2010 ADC128S052/ADC128S052Q Block Diagram 20162607 Pin Descriptions and Equivalent Circuits Pin No. Symbol Equivalent Circuit Description ANALOG I/O 4 - 11 IN0 to IN7 Analog inputs. These signals can range from 0V to VREF. DIGITAL I/O 16 SCLK Digital clock input. The guaranteed performance range of frequencies for this input is 3.2 MHz to 8 MHz. This clock directly controls the conversion and readout processes. 15 DOUT Digital data output. The output samples are clocked out of this pin on the falling edges of the SCLK pin. 14 DIN Digital data input. The ADC128S052's Control Register is loaded through this pin on rising edges of the SCLK pin. 1 CS Chip select. On the falling edge of CS, a conversion process begins. Conversions continue as long as CS is held low. 2 VA Positive analog supply pin. This voltage is also used as the reference voltage. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with 1 F and 0.1 F monolithic ceramic capacitors located within 1 cm of the power pin. 13 VD Positive digital supply pin. This pin should be connected to a +2.7V to VA supply, and bypassed to GND with a 0.1 F monolithic ceramic capacitor located within 1 cm of the power pin. POWER SUPPLY 3 AGND The ground return for the analog supply and signals. 12 DGND The ground return for the digital supply and signals. www.national.com 2 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Analog Supply Voltage VA Digital Supply Voltage VD Voltage on Any Pin to GND Input Current at Any Pin (Note 3) Package Input Current(Note 3) Power Dissipation at TA = 25C ESD Susceptibility (Note 5) Human Body Model Machine Model (Note 1, Note 2) Operating Temperature range -40C TA +105C ADC128S052 -0.3V to 6.5V -0.3V to VA + 0.3V, max 6.5V -0.3V to VA +0.3V 10 mA 20 mA See (Note 4) ADC128S052Q -40C TA +125C VA Supply Voltage VD Supply Voltage +2.7V to +5.25V +2.7V to VA 0V to VA 0V to VA 50 kHz to 16 MHz Digital Input Voltage Analog Input Voltage Clock Frequency Package Thermal Resistance 2500V 250V Package JA 16-lead TSSOP on 4layer, 2 oz. PCB 96C / W For soldering specifications: see product folder at www.national.com and www.national.com/ms/MS/MS-SOLDERING.pdf Junction Temperature +150C Storage Temperature -65C to +150C ADC128S052 Converter Electrical Characteristics (Note 7) The following specifications apply for AGND = DGND = 0V, fSCLK = 3.2 MHz to 8 MHz, fSAMPLE = 200 kSPS to 500 kSPS, CL = 50pF, unless otherwise noted. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25C. Symbol Parameter Conditions Typical Limits (Note 6) Units 12 Bits STATIC CONVERTER CHARACTERISTICS Resolution with No Missing Codes INL Integral Non-Linearity (End Point Method) VA = VD = +3.0V 0.3 1 LSB (max) VA = VD = +5.0V 0.4 1 LSB (max) +0.3 +0.9 LSB (max) -0.2 -0.7 LSB (min) +0.6 +1.3 LSB (max) -0.4 -0.9 LSB (min) VA = VD = +3.0V +0.8 2.3 LSB (max) VA = VD = +5.0V +1.2 2.3 LSB (max) VA = VD = +3.0V 0.05 1.5 LSB (max) VA = VD = +5.0V 0.2 1.5 LSB (max) VA = VD = +3.0V +0.6 2.0 LSB (max) VA = VD = +5.0V +0.3 2.0 LSB (max) VA = VD = +3.0V 0.05 1.5 LSB (max) VA = VD = +5.0V 0.2 1.5 LSB (max) VA = VD = +3.0V DNL Differential Non-Linearity VA = VD = +5.0V VOFF Offset Error OEM Offset Error Match FSE Full Scale Error FSEM Full Scale Error Match DYNAMIC CONVERTER CHARACTERISTICS FPBW SINAD SNR Full Power Bandwidth (-3dB) Signal-to-Noise Plus Distortion Ratio Signal-to-Noise Ratio VA = VD = +3.0V 8 MHz VA = VD = +5.0V 11 MHz VA = VD = +3.0V, fIN = 40.2 kHz, -0.02 dBFS 73 70 dB (min) VA = VD = +5.0V, fIN = 40.2 kHz, -0.02 dBFS 73 70 dB (min) VA = VD = +3.0V, fIN = 40.2 kHz, -0.02 dBFS 73 70.8 dB (min) VA = VD = +5.0V, fIN = 40.2 kHz, -0.02 dBFS 73 70.8 dB (min) 3 www.national.com ADC128S052/ADC128S052Q Operating Ratings Absolute Maximum Ratings (Note 1) ADC128S052/ADC128S052Q Symbol THD SFDR ENOB ISO Total Harmonic Distortion Spurious-Free Dynamic Range Effective Number of Bits Channel-to-Channel Isolation Intermodulation Distortion, Second Order Terms IMD Typical Limits (Note 6) Units VA = VD = +3.0V, fIN = 40.2 kHz, -0.02 dBFS -90 -74 dB (max) VA = VD = +5.0V, fIN = 40.2 kHz, -0.02 dBFS -89 -74 dB (max) VA = VD = +3.0V, fIN = 40.2 kHz, -0.02 dBFS 92 75 dB (min) VA = VD = +5.0V, fIN = 40.2 kHz, -0.02 dBFS 91 75 dB (min) VA = VD = +3.0V, fIN = 40.2 kHz 11.8 11.3 Bits (min) VA = VD = +5.0V, fIN = 40.2 kHz, -0.02 dBFS 11.8 11.3 Bits (min) Parameter Conditions VA = VD = +3.0V, fIN = 20 kHz 81 dB VA = VD = +5.0V, fIN = 20 kHz, -0.02 dBFS 81 dB VA = VD = +3.0V, fa = 19.5 kHz, fb = 20.5 kHz -98 dB VA = VD = +5.0V, fa = 19.5 kHz, fb = 20.5 kHz -91 dB -89 dB -88 dB 0 to VA V VA = VD = +3.0V, Intermodulation Distortion, Third Order fa = 19.5 kHz, fb = 20.5 kHz Terms VA = VD = +5.0V, fa = 19.5 kHz, fb = 20.5 kHz ANALOG INPUT CHARACTERISTICS VIN Input Range IDCL DC Leakage Current CINA Input Capacitance 1 A (max) Track Mode 33 pF Hold Mode 3 pF DIGITAL INPUT CHARACTERISTICS VA = VD = +2.7V to +3.6V 2.1 VA = VD = +4.75V to +5.25V 2.4 V (min) VA = VD = +2.7V to +5.25V 0.8 V (max) 0.01 1 A (max) 2 4 pF (max) VIH Input High Voltage VIL Input Low Voltage IIN Input Current VIN = 0V or VD CIND Digital Input Capacitance www.national.com 4 V (min) Parameter Conditions Typical Limits (Note 6) Units DIGITAL OUTPUT CHARACTERISTICS VOH Output High Voltage ISOURCE = 200 A, VA = VD = +2.7V to +5.25V VD - 0.5 V (min) VOL Output Low Voltage ISINK = 200 A to 1.0 mA, VA = VD = +2.7V to +5.25V 0.4 V (max) IOZH, IOZL Hi-Impedance Output Leakage Current VA = VD = +2.7V to +5.25V 1 A (max) COUT Hi-Impedance Output Capacitance (Note 7) 4 pF (max) 2 Output Coding Straight (Natural) Binary POWER SUPPLY CHARACTERISTICS (CL = 10 pF) VA, VD Analog and Digital Supply Voltages Total Supply Current Normal Mode ( CS low) IA + ID Total Supply Current Shutdown Mode (CS high) Power Consumption Normal Mode ( CS low) PC Power Consumption Shutdown Mode (CS high) VA VD 2.7 V (min) 5.25 V (max) VA = VD = +2.7V to +3.6V, fSAMPLE = 500 kSPS, fIN = 40 kHz 0.54 1.2 mA (max) VA = VD = +4.75V to +5.25V, fSAMPLE = 500 kSPS, fIN = 40 kHz 1.74 2.6 mA (max) VA = VD = +2.7V to +3.6V, fSCLK = 0 kSPS 20 nA VA = VD = +4.75V to +5.25V, fSCLK = 0 kSPS 50 nA VA = VD = +3.0V fSAMPLE = 500 kSPS, fIN = 40 kHz 1.6 3.6 mW (max) VA = VD = +5.0V fSAMPLE = 500 kSPS, fIN = 40 kHz 8.7 13.0 mW (max) VA = VD = +3.0V fSCLK = 0 kSPS 0.06 W VA = VD = +5.0V fSCLK = 0 kSPS 0.25 W AC ELECTRICAL CHARACTERISTICS fSCLKMIN Minimum Clock Frequency VA = VD = +2.7V to +5.25V 0.8 3.2 MHz (min) fSCLK Maximum Clock Frequency VA = VD = +2.7V to +5.25V 16 8 MHz (max) fS Sample Rate Continuous Mode VA = VD = +2.7V to +5.25V 50 200 kSPS (min) 1000 500 kSPS (max) tCONVERT Conversion (Hold) Time VA = VD = +2.7V to +5.25V 13 SCLK cycles DC SCLK Duty Cycle VA = VD = +2.7V to +5.25V tACQ Acquisition (Track) Time tAD 30 40 % (min) 70 60 % (max) VA = VD = +2.7V to +5.25V 3 SCLK cycles Throughput Time Acquisition Time + Conversion Time VA = VD = +2.7V to +5.25V 16 SCLK cycles Aperture Delay VA = VD = +2.7V to +5.25V 5 4 ns www.national.com ADC128S052/ADC128S052Q Symbol ADC128S052/ADC128S052Q ADC128S052 Timing Specifications The following specifications apply for VA = VD = +2.7V to +5.25V, AGND = DGND = 0V, fSCLK = 3.2 MHz to 8 MHz, fSAMPLE = 200 kSPS to 500 kSPS, and CL = 50pF. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25C. Typical Limits (Note 6) Units 0 10 ns (min) 4.5 10 ns (min) CS Falling Edge to DOUT enabled 5 30 ns (max) tDACC DOUT Access Time after SCLK Falling Edge 17 27 ns (max) tDHLD DOUT Hold Time after SCLK Falling Edge 4 tDS DIN Setup Time prior to SCLK Rising Edge 3 tDH DIN Hold Time after SCLK Rising Edge 3 tCH SCLK High Time tCL SCLK Low Time tDIS CS Rising Edge to DOUT HighImpedance Symbol Parameter tCSH CS Hold Time after SCLK Rising Edge tCSS CS Setup Time prior to SCLK Rising Edge tEN Conditions ns (typ) 10 ns (min) 10 ns (min) 0.4 x tSCLK ns (min) 0.4 x tSCLK ns (min) DOUT falling 2.4 20 ns (max) DOUT rising 0.9 20 ns (max) Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified. Note 3: When the input voltage at any pin exceeds the power supplies (that is, VIN < AGND or VIN > VA or VD), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. Note 4: The absolute maximum junction temperature (TJmax) for this device is 150C. The maximum allowable power dissipation is dictated by TJmax, the junction-to-ambient thermal resistance (JA), and the ambient temperature (TA), and can be calculated using the formula PDMAX = (TJmax - TA)/JA. In the 16pin TSSOP, JA is 96C/W, so PDMAX = 1,200 mW at 25C and 625 mW at the maximum operating ambient temperature of 105C. Note that the power consumption of this device under normal operation is a maximum of 12 mW. The values for maximum power dissipation listed above will be reached only when the ADC128S052 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided. Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k resistor. Machine model is 220 pF discharged through ZERO ohms Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level). Note 7: Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis. www.national.com 6 ADC128S052/ADC128S052Q Timing Diagrams 20162651 FIGURE 1. ADC128S052 Operational Timing Diagram 20162606 FIGURE 2. ADC128S052 Serial Timing Diagram 20162650 FIGURE 3. SCLK and CS Timing Parameters 7 www.national.com ADC128S052/ADC128S052Q frequencies being applied to an individual ADC input at the same time. It is defined as the ratio of the power in both the second or the third order intermodulation products to the power in one of the original frequencies. Second order products are fa fb, where fa and fb are the two sine wave input frequencies. Third order products are (2fa fb ) and (fa 2fb). IMD is usually expressed in dB. MISSING CODES are those output codes that will never appear at the ADC outputs. These codes cannot be reached with any input value. The ADC128S052 is guaranteed not to have any missing codes. OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB). SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including d.c. or the harmonics included in THD. SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c. SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic. TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as Specification Definitions ACQUISITION TIME is the time required for the ADC to acquire the input voltage. During this time, the hold capacitor is charged by the input voltage. APERTURE DELAY is the time between the fourth falling edge of SCLK and the time when the input signal is internally acquired or held for conversion. CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word. CHANNEL-TO-CHANNEL ISOLATION is resistance to coupling of energy from one channel into another channel. CROSSTALK is the coupling of energy from one channel into another channel. This is similar to Channel-to-Channel Isolation, except for the sign of the data. DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB. DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK. EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits. FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input. FULL SCALE ERROR (FSE) is a measure of how far the last code transition is from the ideal 11/2 LSB below VREF+ and is defined as: VFSE = Vmax + 1.5 LSB - VREF+ where Vmax is the voltage at which the transition to the maximum code occurs. FSE can be expressed in Volts, LSB or percent of full scale range. GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal (VREF - 1.5 LSB), after adjusting for offset error. INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (1/2 LSB below the first code transition) through positive full scale (1/2 LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value. INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal www.national.com where Af1 is the RMS power of the input frequency at the output and Af2 through Af6 are the RMS power in the first 5 harmonic frequencies. THROUGHPUT TIME is the minimum time required between the start of two successive conversions. It is the acquisition time plus the conversion and read out times. In the case of the ADC128S052, this is 16 SCLK periods. 8 TA = +25C, fSAMPLE = 500 kSPS, fSCLK = 8 MHz, fIN = 40.2 kHz unless otherwise stated. DNL DNL 20162640 20162641 INL INL 20162642 20162643 DNL vs. Supply INL vs. Supply 20162621 20162620 9 www.national.com ADC128S052/ADC128S052Q Typical Performance Characteristics ADC128S052/ADC128S052Q SNR vs. Supply THD vs. Supply 20162622 20162632 ENOB vs. Supply DNL vs. VD with VA = 5.0 V 20162633 20162630 INL vs. VD with VA = 5.0 V DNL vs. SCLK Duty Cycle 20162655 20162631 www.national.com 10 ADC128S052/ADC128S052Q INL vs. SCLK Duty Cycle SNR vs. SCLK Duty Cycle 20162658 20162661 THD vs. SCLK Duty Cycle ENOB vs. SCLK Duty Cycle 20162664 20162652 DNL vs. SCLK INL vs. SCLK 20162659 20162656 11 www.national.com ADC128S052/ADC128S052Q SNR vs. SCLK THD vs. SCLK 20162662 20162665 ENOB vs. SCLK DNL vs. Temperature 20162653 20162657 INL vs. Temperature SNR vs. Temperature 20162660 www.national.com 20162663 12 ADC128S052/ADC128S052Q THD vs. Temperature ENOB vs. Temperature 20162666 20162654 SNR vs. Input Frequency THD vs. Input Frequency 20162623 20162624 ENOB vs. Input Frequency Power Consumption vs. SCLK 20162625 20162644 13 www.national.com ADC128S052/ADC128S052Q Figure 5 shows the ADC128S052 in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge to or from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The ADC128S052 is in this state for the last thirteen SCLK cycles after CS is brought low. 1.0 Functional Description The ADC128S052 is a successive-approximation analog-todigital converter designed around a charge-redistribution digital-to-analog converter. 1.1 ADC128S052 OPERATION Simplified schematics of the ADC128S052 in both track and hold operation are shown in Figure 4and Figure 5 respectively. In Figure 4, the ADC128S052 is in track mode: switch SW1 connects the sampling capacitor to one of eight analog input channels through the multiplexer, and SW2 balances the comparator inputs. The ADC128S052 is in this state for the first three SCLK cycles after CS is brought low. 20162609 FIGURE 4. ADC128S052 in Track Mode 20162610 FIGURE 5. ADC128S052 in Hold Mode CS is low. Thus, CS acts as an output enable. Similarly, SCLK is internally gated off when CS is brought high. During the first 3 cycles of SCLK, the ADC is in the track mode, acquiring the input voltage. For the next 13 SCLK cycles the conversion is accomplished and the data is clocked out. SCLK falling edges 1 through 4 clock out leading zeros while falling edges 5 through 16 clock out the conversion result, MSB first. If there is more than one conversion in a frame (continuous conversion mode), the ADC will re-enter the track mode on the falling edge of SCLK after the N*16th rising edge of SCLK and re-enter the hold/convert mode on the N*16+4th falling edge of SCLK. "N" is an integer value. The ADC128S052 enters track mode under three different conditions. In Figure 1, CS goes low with SCLK high and the ADC enters track mode on the first falling edge of SCLK. In the second condition, CS goes low with SCLK low. Under this 1.2 SERIAL INTERFACE An operational timing diagram and a serial interface timing diagram for the ADC128S052 are shown in The Timing Diagrams section. CS, chip select, initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. DOUT is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first. Data to be written to the ADC128S052's Control Register is placed on DIN, the serial data input pin. New data is written to DIN with each conversion. A serial frame is initiated on the falling edge of CS and ends on the rising edge of CS. Each frame must contain an integer multiple of 16 rising SCLK edges. The ADC's DOUT pin is in a high impedance state when CS is high and is active when www.national.com 14 the DIN pin on the first 8 rising edges of SCLK after the fall of CS. See Tables 1, 2, 3. There is no need to incorporate a power-up delay or dummy conversion as the ADC128S052 is able to acquire the input signal to full resolution in the first conversion immediately following power-up. The first conversion result after power-up will be that of IN0. TABLE 1. Control Register Bits Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 DONTC DONTC ADD2 ADD1 ADD0 DONTC DONTC DONTC TABLE 2. Control Register Bit Descriptions Bit #: Symbol: Description 7, 6, 2, 1, 0 DONTC Don't care. The values of these bits do not affect the device. 5 ADD2 4 ADD1 3 ADD0 These three bits determine which input channel will be sampled and converted at the next conversion cycle. The mapping between codes and channels is shown in Table 3. TABLE 3. Input Channel Selection ADD2 ADD1 ADD0 Input Channel 0 0 0 IN0 (Default) 0 0 1 IN1 0 1 0 IN2 0 1 1 IN3 1 0 0 IN4 1 0 1 IN5 1 1 0 IN6 1 1 1 IN7 1.4 ANALOG INPUTS An equivalent circuit for one of the ADC128S052's input channels is shown in Figure 7. Diodes D1 and D2 provide ESD protection for the analog inputs. The operating range for the analog inputs is 0 V to VA. Going beyond this range will cause the ESD diodes to conduct and result in erratic operation. The capacitor C1 in Figure 7 has a typical value of 3 pF and is mainly the package pin capacitance. Resistor R1 is the on resistance of the multiplexer and track / hold switch and is typically 500 ohms. Capacitor C2 is the ADC128S052 sampling capacitor, and is typically 30 pF. The ADC128S052 will deliver best performance when driven by a low-impedance source (less than 100 ohms). This is especially important when using the ADC128S052 to sample dynamic signals. Also important when sampling dynamic signals is a band-pass or low-pass filter which reduces harmonics and noise in the input. These filters are often referred to as anti-aliasing filters. 1.3 ADC128S052 TRANSFER FUNCTION The output format of the ADC128S052 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC128S052 is VA / 4096. The ideal transfer characteristic is shown in Figure 6. The transition from an output code of 0000 0000 0000 to a code of 0000 0000 0001 is at 1/2 LSB, or a voltage of VA / 8192. Other code transitions occur at steps of one LSB. 20162614 FIGURE 7. Equivalent Input Circuit 1.5 DIGITAL INPUTS AND OUTPUTS The ADC128S052's digital inputs (SCLK, CS, and DIN) have an operating range of 0 V to VA. They are not prone to latchup and may be asserted before the digital supply (VD) without any risk. The digital output (DOUT) operating range is controlled by VD. The output high voltage is VD - 0.5V (min) while the output low voltage is 0.4V (max). 20162611 FIGURE 6. Ideal Transfer Characteristic 15 www.national.com ADC128S052/ADC128S052Q condition, the ADC automatically enters track mode and the falling edge of CS is seen as the first falling edge of SCLK. In the third condition, CS and SCLK go low simultaneously and the ADC enters track mode. While there is no timing restriction with respect to the rising edges of CS and SCLK, see Figure 3 for setup and hold time requirements for the falling edge of CS with respect to the rising edge of SCLK. While a conversion is in progress, the address of the next input for conversion is clocked into a control register through ADC128S052/ADC128S052Q the ADC128S052. The digital supply is separated from the analog supply by an isolation resistor and bypassed with additional capacitors. The ADC128S052 uses the analog supply (VA) as its reference voltage, so it is very important that VA be kept as clean as possible. Due to the low power requirements of the ADC128S052, it is also possible to use a precision reference as a power supply. 2.0 Applications Information 2.1 TYPICAL APPLICATION CIRCUIT A typical application is shown in Figure 8. The split analog and digital supply pins are both powered in this example by the National LP2950 low-dropout voltage regulator. The analog supply is bypassed with a capacitor network located close to 20162613 FIGURE 8. Typical Application Circuit shutdown mode power consumption (PS) as shown in Figure 9. 2.2 POWER SUPPLY CONSIDERATIONS There are three major power supply concerns with this product: power supply sequencing, power management, and the effect of digital supply noise on the analog supply. 2.2.1 Power Supply Sequence The ADC128S052 is a dual-supply device. The two supply pins share ESD resources, so care must be exercised to ensure that the power is applied in the correct sequence. To avoid turning on the ESD diodes, the digital supply (VD) cannot exceed the analog supply (VA) by more than 300 mV, not even on a transient basis. Therefore, VA must ramp up before or concurrently with VD. 20162615 FIGURE 9. Power Consumption Equation 2.2.3 Power Supply Noise Considerations The charging of any output load capacitance requires current from the digital supply, VD. The current pulses required from the supply to charge the output capacitance will cause voltage variations on the digital supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, if the analog and digital supplies are tied directly together, the noise on the digital supply will be coupled directly into the analog supply, causing greater performance degradation than would noise on the digital supply alone. Similarly, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger the output capacitance, the more current flows through the die substrate and the greater the noise coupled into the analog channel. The first solution to keeping digital noise out of the analog supply is to decouple the analog and digital supplies from each other or use separate supplies for them. To keep noise out of the digital supply, keep the output load capacitance as small as practical. If the load capacitance is greater than 50 pF, use a 100 series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and improve noise performance. Since the series resistor and the 2.2.2 Power Management The ADC128S052 is fully powered-up whenever CS is low and fully powered-down whenever CS is high, with one exception. If operating in continuous conversion mode, the ADC128S052 automatically enters power-down mode between SCLK's 16th falling edge of a conversion and SCLK's 1st falling edge of the subsequent conversion (see Figure 1). In continuous conversion mode, the ADC128S052 can perform multiple conversions back to back. Each conversion requires 16 SCLK cycles and the ADC128S052 will perform conversions continuously as long as CS is held low. Continuous mode offers maximum throughput. In burst mode, the user may trade off throughput for power consumption by performing fewer conversions per unit time. This means spending more time in power-down mode and less time in normal mode. By utilizing this technique, the user can achieve very low sample rates while still utilizing an SCLK frequency within the electrical specifications. The Power Consumption vs. SCLK curve in the Typical Performance Curves section shows the typical power consumption of the ADC128S052. To calculate the power consumption (PC), simply multiply the fraction of time spent in the normal mode (tN) by the normal mode power consumption (PN), and add the fraction of time spent in shutdown mode (tS) multiplied by the www.national.com 16 lines. In addition, the clock line should also be treated as a transmission line and be properly terminated. The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane. We recommend the use of a single, uniform ground plane and the use of split power planes. The power planes should be located within the same board layer. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed over the analog power plane. All digital circuitry and I/ O lines should be placed over the digital power plane. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the analog ground plane at a single, quiet point. 2.3 LAYOUT AND GROUNDING Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry and the clock line as short as possible. Digital circuits create substantial supply and ground current transients. The logic noise generated could have significant impact upon system noise performance. To avoid performance degradation of the ADC128S052 due to supply noise, do not use the same supply for the ADC128S052 that is used for digital logic. Generally, analog and digital lines should cross each other at 90 to avoid crosstalk. However, to maximize accuracy in high resolution systems, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital 17 www.national.com ADC128S052/ADC128S052Q load capacitor form a low frequency pole, verify signal integrity once the series resistor has been added. ADC128S052/ADC128S052Q Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead TSSOP Order Number ADC128S052CIMT, ADC128S052CIMTX, ADC128S052QCMT, ADC128S052QCMTX NS Package Number MTC16 www.national.com 18 ADC128S052/ADC128S052Q Notes 19 www.national.com ADC128S052/ADC128S052Q 8-Channel, 200 kSPS to 500 kSPS, 12-Bit A/D Converter Notes For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Design Support Amplifiers www.national.com/amplifiers WEBENCH(R) Tools www.national.com/webench Audio www.national.com/audio App Notes www.national.com/appnotes Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns Data Converters www.national.com/adc Samples www.national.com/samples Interface www.national.com/interface Eval Boards www.national.com/evalboards LVDS www.national.com/lvds Packaging www.national.com/packaging Power Management www.national.com/power Green Compliance www.national.com/quality/green Switching Regulators www.national.com/switchers Distributors www.national.com/contacts LDOs www.national.com/ldo Quality and Reliability www.national.com/quality LED Lighting www.national.com/led Feedback/Support www.national.com/feedback Voltage References www.national.com/vref Design Made Easy www.national.com/easy www.national.com/powerwise Applications & Markets www.national.com/solutions Mil/Aero www.national.com/milaero PowerWise(R) Solutions Serial Digital Interface (SDI) www.national.com/sdi Temperature Sensors www.national.com/tempsensors SolarMagicTM www.national.com/solarmagic PLL/VCO www.national.com/wireless www.national.com/training PowerWise(R) Design University THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LIFE SUPPORT POLICY NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. Copyright(c) 2010 National Semiconductor Corporation For the most current product information visit us at www.national.com National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP(R) Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2011, Texas Instruments Incorporated