www.RFM.com E-mail: info@rfm.com Page1of6
©2009 by RF Monolithics, Inc. LPR2430ER - 06/19/09
LPR2430ER
Rating Value Units
All Input/Output Pins -0.3 to +3.6 V
Non-Operating Ambient Temperature Range -40 to +85 oC
LPR2430ER Absolute Maximum Ratings
LPR2430ER Electrical Characteristics
Characteristic Sym Notes Minimum Typical Maximum Units
Operating Frequency Range 2405 2475 MHz
Operating Frequency Tolerance -300 300 kHz
Spread Spectrum Method Direct Sequence
Modulation Type O-QPSK
Number of RF Channels 15
RF Data Transmission Rate 250 kb/s
Symbol Rate Tolerance 120 ppm
RF Channel Spacing 5 MHz
Receiver Sensitivity, 10E-5 BER -95 dBm
Upper Adjacent Channel Rejection, +5 MHz 41 dB
Lower Adjacent Channel Rejection, -5 MHz 30 dB
Upper Alternate Channel Rejection, +10 MHz 55 dB
Lower Alternate Channel Rejection, -10 MHz 53 dB
Maximum RF Transmit Power 18 dBm
Transmit Power Adjustment 20 dB
Optimum Antenna Impedance 50 W
2.4 GHz Spread Spectrum Transceiver Module
Small Size, Light Weight, +18 dBm Transmitter Power
Sleep Current less than 3 µA
FCC, Canadian IC and ETSI Certified for Unlicensed Operation High Power
802.15.4
Module
The LPR2430ER 2.4 GHz transceiver module is a low cost, high-power solution for
peer-to-peer, point-to-point and point-to-multipoint wireless designs. LPR2430ER
modules provide the flexibility and versatility to serve applications ranging from cable
replacements to sensor networks. Based on the IEEE 802.15.4 wireless standard,
the LPR2430ER module is easy to integrate and provides robust wireless communi-
cations in applications where full mesh network operation is not required. The
LPR2430ER includes CNL V2.0 Network Layer firmware which features a flexible
and simple-to-use Application Programming Interface.
Shown with Shield Removed
DEVELOPMENT KIT
(Info Click here)
www.RFM.com E-mail: info@rfm.com Page2of6
©2009 by RF Monolithics, Inc. LPR2430ER - 06/19/09
Characteristic Sym Notes Minimum Typical Maximum Units
ADC Input Range 0 3.3 V
ADC Input Resolution 11 bits
ADC Input Impedance 55 MW
PWM Output Resolution* 8 16 bits
UART Baud Rate 1.2, 2.4, 4.8, 9.6 (default), 19.2,
28.8, 38.4, 57.6, 76.8, 115.2 kb/s
Digital I/O:
Logic Low Input Level -0.3 0.5 V
Logic High Input Level 2.8 3.3 V
Logic Input Internal Pull-up Resistor 20 KW
GPIO3 Logic Low Sink Current 20 mA
Power Supply Voltage Range VCC +3.3 +5.5 Vdc
Power Supply Voltage Ripple 10 mVP-P
Receive Mode Current 33 mA
Transmit Mode Current 130 mA
Sleep Mode Current A
Operating Temperature Range -40 85 oC
*PWM0 has 8-bit resolution, PWM1 has 16-bit resolution. Built-in PWM output filters suppress ripple to 7 bits. Additional filtering
can be added externally.
LPR2430ER Electrical Characteristics
CAUTION: Electrostatic Sensitive Device. Observe precautions when handling.
www.RFM.com E-mail: info@rfm.com Page3of6
©2009 by RF Monolithics, Inc. LPR2430ER - 06/19/09
LPR2430ER Hardware
The major hardware component of the LPR2430ER is
the CC2430 IEEE 802.15.4 compatible transceiver
with integrated 8051 microcontroller. The LPR2430ER
operates in the frequency band of 2405 to 2475 MHz
at a nominal output power of 63 mW.
The LPR2430ER includes a low noise preamplifier in
the receiver path and a power amplifier in the transmit-
ter path, greatly increasing the operating range of the
CC2430. Two crystals are provided to operate the
CC2430, a 32 MHz crystal for normal operation and a
32.768 kHz crystal for precision sleep mode operation.
The LPR2430ER provides a variety of application
hardware interfaces including a UART interface, three
11-bit ADC inputs, two PWM (DAC) outputs, and six
general purpose digital I/O ports.
LPR2430ER Firmware
The main firmware components in the LPR2430ER in-
clude the 802.15.4 Media Access Control (MAC) layer
and the CNL V2.0 Networking Layer. CNL V2.0 sup-
ports up to 63 remotes. Network topologies include
point-to-point, point-to-multipoint and peer-to-peer.
CNL employs one-hop relay forwarding to mitigate
network transmission problems such as multipath fad-
ing. CNL includes provisions for low-power sleep
mode operation with periodic wakeup and report. The
CNL Application Programming Interface (API) pro-
vides an easy-to-use, flexible set of application com-
mands and functions. The API includes support for
send/receive serial data, read/write GPIO, read ADC
inputs, write PWM outputs and module configuration
services. In addition, CNL supports analog and digital
I/O binding, which maps an ADC measurement and
the states of two digital inputs on one LPR2430ER to
a PWM output and two digital outputs on another
LPR2430ER. See the LPR2430 Series Integration
Guide for complete details of the CNL API.
1 8 1 9 2 0 2 1 2 2 2 31 71 6 2 4 2 5 2 6
1 5
1 4
1 3
1 2
1 1
1 0
9
8
7
6
5
L P R 2 4 3 0 E R B l o c k D i a g r a m
2 7
C C 2 4 3 0
8 0 2 . 1 5 . 4
R a d i o a n d
M i c r o c o n t r o l l e r
4
3
2
1
R e g
F i l t e r
F i l t e r
G N D
A C T I V I T Y
L I N K
G P I O 0 ( A D C _ R E F )
R A D I O _ T X D
R A D I O _ R X D
/ H O S T _ C T S ( G P I O 4 )
/ H O S T _ R T S ( G P I O 5 )
P W M 0
G P I O 2 ( P W M 1 )
G P I O 1
G P I O 3 ( R S 4 8 5 _ E N )
P W M 1 ( G P I O 2 )
V C C
G N D
2 9
+ 3 . 3 V
R F I O
3 2 M H z3 2 . 7 6 8 k H z
G N D
/ R E S E T
ADC1
R S D V
R S D V
R S D V
R S D V
ADC2
ADC_VDD
N C
N C
S w i t c h
T / R
T / R
P W R
P R E
F i l t e r
ADC0
+ 3 . 3 V
3 0
2 8
T X / R X
C o m b i n e r
Figure 1
Pin Name I/O Description
1 GND - Power supply and signal ground. Connect to the host circuit board ground.
2 ACTIVITY O RF activity indicator. Output pulses high when a packet is sent or received.
3 LINK O Link indicator. Output is high when the radio has successfully joined a network.
4GPIO0
(ADC_REF) I/O Configurable digital I/O port 0. When configured as an output, the power-on state is also configurable. This pin can also
be configured as a reference voltage input for the ADCs, 0 to 3.3 V, 1.25 V typical.
5 RADIO_TXD O Serial data output (UART) from the radio to the host.
6 RADIO_RXD I Serial data input (UART) from the host to the radio.
7GPIO4
(/HOST_CTS ) I/O
Configurable digital I/O port 4. When configured as an output, the power-on state is also configurable. Also configurable
as UART flow control output. The LPR2430 sets this line low to indicate it is ready to accept data from the host on the
RADIO_RXD input. When the LPR2430 sets this line high, the host must stop sending data. The default state is GPIO4.
8GPIO5
(/HOST_RTS) I/O
Configurable digital I/O port 5. When configured as an output, the power-on state is also configurable. Also configurable
as UART flow control input. The host sets this line low to allow data to flow from the RADIO_TXD pin. When the host sets
this line high, the LPR2430 will stop sending data to the host. The default state is GPIO5.
9 PWM0 O Pulse-width modulated output 0 with internal low-pass filter. Provides a DAC function, 0 to 3.3 V.
10 GPIO2
(PWM1) I/O Configurable digital I/O port 2. When configured as an output, the power-on state is also configurable. This pin is con-
nected to the input of the low-pass filter driving Pin 13, and is also configurable as a PWM output.
11 GPIO1 I/O Configurable digital I/O port 1. When configured as an output, the power-on state is also configurable.
12 GPIO3
(RS485_EN) I/O
Configurable digital I/O port 3. When configured as an output, this high current port can sink up to 20 mA. The power-on
output state is also configurable. Can also be configured as active low transmit enable for controlling an RS485 or other
half-duplex bus driver.
13 PWM1
(GPIO2) OGPIO2 (Pin 10) drives this pin through a low-pass filter. Provides a DAC function when GPIO2 is configured as a PWM
output.
14 VCC I Power supply input, +3.3 to +5.5 Vdc.
15 GND - Power supply and signal grounds. Connect to the host circuit board ground.
16 GND - Power supply and signal grounds. Connect to the host circuit board ground.
17 /RESET I Active low module hardware reset. Hold this input low when the power supply input is less than 3.3 Vdc. The module firm-
ware boots up and will accept commands about 3 seconds after this input goes high.
18 ADC0 I 11-bit ADC input 0. ADC full scale reading can be referenced to the module’s +3.3 V regulated supply, the ADC’s internal
+2.5 V reference, or ADC_REF (Pin 4).
19 ADC1 I ADC input 1. Same configuration options as ADC0.
20 RSVD - Reserved pin. Leave unconnected.
21 RSVD - Reserved pin. Leave unconnected.
22 RSVD - Reserved pin. Leave unconnected.
23 RSVD - Reserved pin. Leave unconnected.
24 ADC2 I ADC input 2. Same configuration options as ADC0.
25 ADC_VDD O Module’s +3.3 V regulated supply, used for ratiometric ADC readings. Current drain should be less than 5 mA.
26 NC - No connection.
27 NC - No connection.
28 GND - RF ground. Connect to the host circuit board ground plane, and to shield when using coaxial cable.
29 RFIO I/O RF port. Connect the antenna to this port with a 50 Wstripline or semi-rigid coaxial cable.
30 GND - RF ground. Connect to the host circuit board ground plane, and to shield when using coaxial cable.
www.RFM.com E-mail: info@rfm.com Page4of6
©2009 by RF Monolithics, Inc. LPR2430ER - 06/19/09
LPR2430ER I/O Pad Descriptions
RFIO Stripline
The RFIO pad on the radio module is connected directly to an antenna on the host circuit board, or to an MMCX
or similar RF connector. It is important that this connection be implemented as a 50 ohm stripline. Referring to
Figure 3, the width of this stripline depends on the thickness of the circuit board between the stripline and the
groundplane. For FR-4 type circuit board materials (dielectric constant of 4.7), the width of the stripline is equal to
1.75 times the thickness of the circuit board. Note that other circuit board traces should be spaced away from the
stripline to prevent signal coupling, as shown in Figure 4. The stripline trace should be kept short to minimize its
insertion loss.
www.RFM.com E-mail: info@rfm.com Page5of6
©2009 by RF Monolithics, Inc. LPR2430ER - 06/19/09
0 . 0 3
0 . 0 4
1 . 2
0 . 9 8 5
L P R 2 4 3 0 E R O u t l i n e a n d M o u n t i n g D i m e n s i o n s
0 . 0 5
1
T o p V i e w
0 . 1 1
1 5
1 6 3 0
D i m e n s i o n s i n i n c h e s
Figure 2
C o p p e r
G r o u n d
P l a n e
C o p p e r
S t r i p l i n e
T r a c e
F R - 4 P C B
M a t e r i a l
C i r c u i t B o a r d S t r i p l i n e T r a c e D e t a i l
F o r 5 0 o h m i m p e d a n c e W = 1 . 7 5 * H
Figure 3 Figure 4
Trace Separation from
50 Ohm Microstrip
Length of Trace Run
Parallel to Microstrip
100 mil 125 mil
150 mil 200 mil
200 mil 290 mil
250 mil 450 mil
300 mil 650 mil
Reflow Profile
An example solder reflow profile for mounting the radio module on its host circuit board is shown in Figure 5.
www.RFM.com E-mail: info@rfm.com Page6of6
©2009 by RF Monolithics, Inc. LPR2430ER - 06/19/09
Figure 5
Note: Specifications subject to change without notice.
Part # M-2430-0004, Rev A