Semiconductor Components Industries, LLC, 2004
October, 2004 − Rev. 4 1Publication Order Number:
NTHS2101P/D
NTHS2101P
Power MOSFET
−8.0 V, −7.5 A P−Channel ChipFET
Features
•Offers an Ultra Low RDS(on) Solution in the ChipFET Package
•Miniature ChipFET Package 40% Smaller Footprint than TSOP−6
making it an Ideal Device for Applications where Board Space is at a
Premium
•Low Profile (<1.1 mm) Allows it to Fit Easily into Extremely Thin
Environments such as Portable Electronics
•Designed to Provide Low RDS(on) at Gate Voltage as Low as 1.8 V, the
Operating Voltage used in many Logic ICs in Portable Electronics
•Simplifies Circuit Design since Additional Boost Circuits for Gate
Voltages are not Required
•Operated at Standard Logic Level Gate Drive, Facilitating Future
Migration to Lower Levels using the same Basic Topology
•Pb−Free Package is Available
Applications
•Optimized for Battery and Load Management Applications in
Portable Equipment such as MP3 Players, Cell Phones, Digital
Cameras, Personal Digital Assistant and other Portable Applications
•Charge Control in Battery Chargers
•Buck and Boost Converters
MAXIMUM RATINGS (TJ = 25°C unless otherwise noted)
Rating Symbol Value Unit
Drain−to−Source Voltage VDSS −8.0 Vdc
Gate−to−Source Voltage − Continuous VGS 8.0 Vdc
Drain Current − Continuous
− 5 seconds ID−5.4
−7.5 A
Total Power Dissipation
Continuous @ TA = 25°C
(5 sec) @ TA = 25°C
Continuous @ 85°C
(5 sec) @ 85°C
PD1.3
2.5
0.7
1.3
W
Continuous Source Current Is −1.1 A
Thermal Resistance (Note 1)
Junction−to−Ambient, 5 sec
Junction−to−Ambient, Continuous
RJA 50
95
°C/W
Maximum Lead Temperature for Soldering
Purposes, 1/8″ from case for 10 seconds TL260 °C
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected.
1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq
[1 oz] including traces).
G
S
D
P−Channel MOSFET
S
D
G
D
D
D
D
D
1
2
3
45
6
7
8
Device Package Shipping†
ORDERING INFORMATION
NTHS2101PT1 ChipFET 3000/Tape & Reel
PIN
CONNECTIONS
ChipFET
CASE 1206A
STYLE 1
MARKING
DIAGRAM
D4 M
D4 = Specific Device Code
M = Month Code
1
2
3
4
8
7
6
5
http://onsemi.com
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
25 m @ −2.5 VGS
Ultra Low RDS(on) TYP ID MAXV(BR)DSS
−8.0 V
19 m @ −4.5 VGS
−7.5 A
34 m @ −1.8 VGS
NTHS2101PT1G ChipFET
(Pb−Free) 3000/Tape & Reel