Features * Low-voltage and standard-voltage operation * * * * * * * * * * * * - VCC = 1.7V to 5.5V Internally organized as 16,384 x 8 Two-wire serial interface Schmitt trigger, filtered inputs for noise suppression Bidirectional data transfer protocol 1MHz (5.5V, 2.5V), and 400kHz (1.7V) compatibility Write protect pin for hardware and software data protection 64-byte page write mode (partial page writes allowed) Self-timed write cycle (5ms max) High reliability - Endurance: One million write cycles - Data retention: 40 years Lead-free/halogen-free 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, and 8-ball VFBGA packages Die sales: Wafer form, tape and reel, and bumped wafers Two-wire Serial Electrically Erasable and Programmable Read-only Memory 128K (16,384 x 8) Atmel AT24C128C Description The Atmel(R) AT24C128C provides 131,072 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The cascadable feature of the device allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The device is available in space-saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, and 8-ball VFBGA packages. This device operates from 1.7V to 5.5V. Table 0-1. Pin Name Pin Configurations 8-lead SOIC Function A0-A2 Address Inputs SDA Serial Data SCL Serial Clock Input WP Write Protect GND Ground A0 1 8 A1 A2 GND 2 7 3 6 VCC WP SCL 4 5 SDA 8-lead TSSOP A0 A1 A2 GND 1 2 3 4 8 7 6 5 8-lead UDFN VCC WP SCL SDA VCC 8 1 A0 WP 7 2 A1 SCL 6 3 A2 SDA 5 4 GND Bottom View 8-lead VFBGA 8-lead XDFN VCC 8 1 A0 VCC 8 1 A0 WP 7 2 A1 WP 7 2 A1 SCL 6 3 A2 SCL 6 3 A2 SDA 5 4 GND SDA 5 4 GND 8734A-SEEPR-1/11 Bottom View Bottom View 1. Absolute Maximum Ratings* *NOTICE: Operating Temperature55C to +125C Storage Temperature 65C to +150C Voltage on Any Pin with Respect to Ground 1.0V to +7.0V Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only,and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum Operating Voltage. . . . . . . . . . . . . . . . . . . . 6.25V DC Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.0mA Figure 1-1. Block Diagram VCC GND WP START STOP LOGIC SERIAL CONTROL LOGIC LOAD DEVICE ADDRESS COMPARATOR A2 A1 A0 R/W EN H.V. PUMP/TIMING COMP LOAD DATA WORD ADDR/COUNTER Y DEC DATA RECOVERY INC X DEC SCL SDA EEPROM SERIAL MUX DOUT/ACK LOGIC DIN DOUT 2 Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C 2. Pin Description SERIAL CLOCK (SCL): The SCL input is used to positive-edge clock data into each EEPROM device and negative-edge clock data out of each device. SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven, and may be wireORed with any number of other open-drain or open-collector devices. DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1, and A0 pins are device address inputs that are hardwired (directly to GND or to Vcc) for compatibility with other Atmel AT24Cxx devices. When the pins are hardwired, as many as eight 128K devices may be addressed on a single bus system. (Device addressing is discussed in detail in Section 5. "Device Addressing" on page 8) A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A2, A1, and A0 pins will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the address pins to a known state. When using a pull-up resistor, Atmel recommends using 10k or less. WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected directly to Vcc, all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the WP pin to a known state. When using a pull-up resistor, Atmel recommends using 10k or less. 3 8734A-SEEPR-1/11 3. Memory Organization Atmel AT24C128C, 128K SERIAL EEPROM: The 128K is internally organized as 256 pages of 64 bytes each. Random word addressing requires a 14-bit data word address. Table 3-1. Pin Capacitance(1) Applicable over recommended operating range from TA = 25C, f = 1.0MHz, VCC = +1.7V to 5.5V Symbol Test Condition CI/O CIN Notes: Max Units Conditions Input/Output Capacitance (SDA) 8 pF VI/O = 0V Input Capacitance (A0, A1, SCL) 6 pF VIN = 0V 1. This parameter is characterized, and is not 100% tested Table 3-2. DC Characteristics Applicable over recommended operating range from TAI = - 40C to +85C, VCC = +1.7V to +5.5V (unless otherwise noted) Symbol Parameter VCC1 Supply Voltage ICC1 Supply Current VCC = 5.0V READ at 400kHz ICC2 Supply Current VCC = 5.0V WRITE at 400kHz ISB1 Standby Current (1.8V option) VCC = 1.7V ILI Input Leakage Current VCC = 5.0V VIN = VCC or VSS ILO Output Leakage Current VCC = 5.0V VOUT = VCC or VSS VIL Input Low Level(1) VIH Input High Level(1) VOL2 Output Low Level VCC = 3.0V VOL1 Output Low Level VCC = 1.7V Notes: 4 Test Condition Min Typ Max Units 5.5 V 1.0 2.0 mA 2.0 3.0 mA 1.0 A 6.0 A 0.10 3.0 A 0.05 3.0 A - 0.6 VCC x 0.3 V VCC x 0.7 VCC + 0.5 V IOL = 2.1mA 0.4 V IOL = 0.15mA 0.2 V 1.7 VCC = 5.5V VIN = VCC or VSS 1. VIL min and VIH max are reference only, and are not tested Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C Table 3-3. AC Characteristics (Industrial Temperature) Applicable over recommended operating range from TAI = - 40C to +85C, VCC = +1.7V to +5.5V, CL = 100pF (unless otherwise noted). Test conditions are listed in Note 2. 1.7V Symbol Parameter Min fSCL Clock Frequency, SCL tLOW Clock Pulse Width Low tHIGH Clock Pulse Width High 2.5, 5.5V Max Min 400 Max Units 1000 kHz 1.3 0.4 s 0.6 0.4 s (1) ti Noise Suppression Time tAA Clock Low to Data Out Valid 0.05 tBUF Time the bus must be free before a new transmission can start(1) 1.3 0.5 s tHD.STA Start Hold Time 0.6 0.25 s tSU.STA Start Setup Time 0.6 0.25 s tHD.DAT Data In Hold Time 0 0 s tSU.DAT Data In Setup Time 100 100 ns Inputs Rise Time tR 100 (1) (1) 0.9 0.05 50 ns 0.55 s 0.3 0.3 s 300 100 ns tF Inputs Fall Time tSU.STO Stop Setup Time 0.6 0.25 s tDH Data Out Hold Time 50 50 ns tWR Write Cycle Time Endurance(1) 25C, Page Mode, 3.3V Notes: 5 5 1,000,000 ms Write Cycles 1. This parameter is ensured by characterization, and is not 100% tested 2. AC measurement conditions: RL (connects to VCC): 1.3k (2.5V, 5.5V), 10k (1.7V) Input pulse voltages: 0.3 VCC to 0.7 VCC Input rise and fall times: 50ns Input and output timing reference voltages: 0.5VCC 5 8734A-SEEPR-1/11 4. Device Operation CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 4-1). Data changes during SCL high periods will indicate a start or stop condition, as defined below. Figure 4-1. Data Validity SDA SCL DATA STABLE DATA STABLE DATA CHANGE START CONDITION: A high-to-low transition of SDA with SCL high is a start condition that must precede any other command (see Figure 4-2). Figure 4-2. Start and Stop Definition SDA SCL START STOP STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 4-2). ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word. STANDBY MODE: The Atmel AT24C128C features a low-power standby mode that is enabled upon power-up and after the receipt of the stop bit and the completion of any internal operations. SOFTWARE RESET: After an interruption in protocol, power loss, or system reset, any two-wire part can be protocol reset by following these steps: (a) Create a start bit condition, (b) clock nine cycles, and (c) create another start bit followed by stop bit condition, as shown below. The device is ready for the next communication after the above steps have been completed. 6 Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C Figure 4-3. Software Reset Dummy Clock Cycles Start bit SCL 1 2 Start bit 3 8 Stop bit 9 SDA Figure 4-4. Bus Timing tHIGH tF tR tLOW SCL tSU.STA tLOW tHD.STA tHD.DAT tSU.DAT tSU.STO SDA IN tAA tDH tBUF SDA OUT Figure 4-5. Write Cycle Timing SCL SDA 8th BIT ACK WORDn (1) twr STOP CONDITION Note: START CONDITION 1. The write cycle time, tWR, is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle 7 8734A-SEEPR-1/11 Figure 4-6. Output Acknowledge 1 SCL 8 9 DATA IN DATA OUT START 5. ACKNOWLEDGE Device Addressing The 128K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 5-1). The device address word consists of a mandatory one-zero sequence for the first four mostsignificant bits, as shown. This is common to all two-wire EEPROM devices. Figure 5-1. 1 Device Address 0 1 MSB 0 A2 A1 A0 R/W LSB The next three bits are the A2, A1, and A0 device address bits to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float. The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to a standby state. DATA SECURITY: The Atmel AT24C128C has a hardware data protection scheme that allows the user to write protect the whole memory when the WP pin is at VCC. 6. Write Operations BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero, and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero. The addressing device, such as a microcontroller, must then terminate the write sequence with a stop condition. At this time, the EEPROM enters an internally-timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle, and the EEPROM will not respond until the write is complete (see Figure 6-1). 8 Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C Figure 6-1. Note: Byte Write * = Don't-care bit PAGE WRITE: The 128K EEPROM is capable of 64-byte page writes. A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 63 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 6-2). Figure 6-2. Note: Page Write * = Don't-carebit The lower six bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64 data words are transmitted to the EEPROM, the data word address will "roll over," and previous data will be overwritten. The address roll over during write is from the last byte of the current page to the first byte of the same page. ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write select bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue. 7. Read Operations Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read, and sequential read. CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read is from the last byte of the last memory page to the first byte of the first page. 9 8734A-SEEPR-1/11 Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero, but does generate a following stop condition (see Figure 7-1). Figure 7-1. Current Address Read RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero, but does generate a following stop condition (see Figure 7-2). Figure 7-2. Note: Random Read * = Don't-carebit SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero, but does generate a following stop condition (see Figure 7-3). Figure 7-3. 10 Sequential Read Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C 8. Ordering Code Detail A T 2 4 C 1 2 8 C - S S H M - B Atmel Designator Shipping Carrier Option B or blank = Bulk (tubes) T = Tape and reel Product Family Operating Voltage M = 1.7V to 5.5V Device Density 128 = 128K Device Revision Packaged Device Grade or Wafer/Die Thickness H = Green, NiPdAu lead finish Industrial Temperature range (-40C to +85C) U = Green, matte Sn lead finish Industrial Temperature range (-40C to +85C) 11= 11mil wafer thickness Package Option SS = JEDEC SOIC X = TSSOP MA = UDFN ME = XDFN C = VFBGA WWU = wafer unsawn 11 8734A-SEEPR-1/11 9. Atmel AT24C128C Part Markings 8 lead SOIC 8 lead TSSOP 3 Rows 2 of 6 and 1 of 7 Characters 3 Rows of 8 Characters ATHYWW 2DCM @ AAAAAAA ATMLHYWW 2DCM @ AAAAAAAA 8 lead XDFN - 1.8x2.2mm 2 Rows of 3 Characters 8-ball VFBGA - 2.35x3.73mm 2 Rows 1 of 4 and 1 of 5 Characters 3 Rows of 3 Characters 2DC HM@ YXX 2DCU @YMXX PIN 1 PIN 1 PIN 1 Catalog Truncation: 2DC Catalog Number: AT24C128C Date Codes Y = Year 0: 2010 1: 2011 2: 2012 3: 2013 4: 5: 6: 7: 2014 2015 2016 2017 2DC YXX 8 lead UDFN -2.0x3.0mm M = Month A: January B: February " " " L: December WW 02: 04: " " 52: = Work Week of Assembly Week 2 Week 4 " Week 52 Trace Code XX = Trace Code (ATMEL Lot Numbers to Correspond Code) (e.g. XX: AA, AB...YZ, ZZ) Voltages Blank: D: L: M: P: 2.7v min 2.5v min 1.8v min 1.7v min 1.5v min Grade/Lead Finish Material U: H: Industrial/Matt Tin Industrial/NiPdAu Lot Number AAAAAAA = ATMEL Wafer Lot Number Country of Assembly @ = Country of Assembly B = PHILIPPINES W = THAILAND Q = MALAYSIA H,Y = CHINA ATMEL Truncation AT: ATMEL ATM: ATMEL ATML: ATMEL 12/21/10 Package Mark Contact: DL-CSO-Assy_eng@atmel.com 12 TITLE DRAWING NO. 24C128CSM, AT24C128C Standard Marking Information 24C128CSM for Package Offering REV. A Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C 10. Ordering Codes 10.1 Atmel AT24C128C Ordering Information Ordering Code Voltage Package (NiPdAu Lead Finish) 1.7V to 5.5V 8S1 AT24C128C-SSHM-T(2) (NiPdAu Lead Finish) 1.7V to 5.5V 8S1 (1) AT24C128C-SSHM-B (1) (NiPdAu Lead Finish) 1.7V to 5.5V 8A2 (2) (NiPdAu Lead Finish) 1.7V to 5.5V 8A2 AT24C128C-XHM-B AT24C128C-XHM-T AT24C128C-MAHM-T(2) (NiPdAu Lead Finish) 1.7V to 5.5V 8Y6 AT24C128C-MEHM-T(2) (NiPdAu Lead Finish) 1.7V to 5.5V 8ME1 AT24C128C-CUM-T(2) (Matte Sn Finish) 1.7V to 5.5V 8U2-1 AT24C128C-WWU11M(3) 1.7V to 5.5V Die Sale Notes: Operation Range Lead-free/Halogen-free Industrial Temperature 40C to 85C) Industrial Temperature 40C to 85C) 1. "-B" denotes bulk 2. "-T" denotes tape and reel. SOIC = 4K. UDFN, XDFN, and VFBGA = 5K/reel 3. For wafer sales, please contact Atmel sales Package Type 8S1 8-lead, 0.150" Wide, Plastic Gull Wing, Small Outline Package (JEDEC SOIC) 8A2 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP) 8Y6 8-lead, 2.00mm x 3.00mm Body, 0.50mm Pitch Ultra Thin Dual No Lead Package (UDFN) 8ME1 8-lead, 1.80mm x 2.20mm Body (XDFN) 8U2-1 8-ball, 2.35 x 3.73mm Body, 0.75mm Pitch, Small Die Ball Grid Array (VFBGA) 13 8734A-SEEPR-1/11 11. Packaging Information 8S1 - JEDEC SOIC C 1 E E1 L N O TOP VIEW END VIEW e b A COMMON DIMENSIONS (Unit of Measure = mm) A1 D SIDE VIEW SYMBOL MIN A 1.35 - 1.75 A1 0.10 - 0.25 b 0.31 - 0.51 C 0.17 - 0.25 D 4.80 - 5.05 E1 3.81 - 3.99 E 5.79 - 6.20 e Notes: This drawing is for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. MAX NOM NOTE 1.27 BSC L 0.40 - 1.27 O 0 - 8 5/19/10 TITLE Package Drawing Contact: packagedrawings@atmel.com 14 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) GPC SWB DRAWING NO. 8S1 REV. F Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C 8A2 - TSSOP 3 2 1 Pin 1 indicator this corner E1 E L1 N L Top View End View COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL D A b e NOM MAX NOTE 3.00 3.10 2, 5 3, 5 E A2 D 6.40 BSC E1 4.30 4.40 4.50 A - - 1.20 A2 0.80 1.00 1.05 b 0.19 - 0.30 e L Side View Notes: MIN 2.90 L1 4 0.65 BSC 0.45 0.60 0.75 1.00 REF 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc. 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15mm (0.006in) per side. 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25mm (0.010in) per side. 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07mm. 5. Dimension D and E1 to be determined at Datum Plane H. TITLE Package Drawing Contact: packagedrawings@atmel.com 8A2, 8-lead 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) GPC TNR DRAWING NO. 8A2 5/19/10 REV. E 15 8734A-SEEPR-1/11 8Y6 - UDFN D2 A b (8X) E E2 Pin 1 Index Area Pin 1 ID L (8X) D A2 e (6X) A1 1.50 REF. A3 COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN D 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc. 2. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area. 3. Soldering the large thermal pad is optional, but not recommended. No electrical connection is accomplished to the device through this pad, so if soldered it should be tied to ground MAX 3.00 BSC D2 1.40 1.50 1.60 E2 - - 1.40 A - - 0.60 A1 0.00 0.02 0.05 A2 - - 0.55 A3 L 0.20 REF 0.20 e b NOTE 2.00 BSC E Notes: NOM 0.40 0.30 0.50 BSC 0.20 0.25 0.30 2 11/21/08 TITLE Package Drawing Contact: packagedrawings@atmel.com 16 8Y6, 8-lead, 2.0x3.0mm Body, 0.50mm Pitch, UltraThin Mini-MAP, Dual No Lead Package (Sawn)(UDFN) GPC YNZ DRAWING NO. 8Y6 REV. E Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C 8ME1 - XDFN e1 D 8 7 6 b 5 L E PIN #1 ID 0.10 PIN #1 ID 0.15 1 2 3 4 A1 b e A Top View Side View Bottom View COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX A - - 0.40 A1 0.00 - 0.05 D 1.70 1.80 1.90 E 2.10 2.20 2.30 b 0.15 0.20 0.25 e 0.40 TYP e1 1.20 REF L 0.26 0.30 NOTE 0.35 8/3/09 TITLE Package Drawing Contact: packagedrawings@atmel.com 8ME1, 8-lead (1.80 x 2.20mm Body) Extra Thin DFN (XDFN) GPC DTP DRAWING NO. 8ME1 REV. A 17 8734A-SEEPR-1/11 8U2-1 - VFBGA f 0.10 C d 0.10 d 0.08 C C A D A1 BALL PAD CORNER (4X) Ob j n0.15 m C A B j n0.08 m C e A1 B A2 A TOP VIEW SIDE VIEW A1 BALL PAD CORNER 2 1 A B e C COMMON DIMENSIONS (Unit of Measure = mm) D (e1) d (d1) BOTTOM VIEW 8 SOLDER BALLS Notes: 1. This drawing is for general information. 2. Dimension 'b' is measured at the maximum solder ball diameter. 3. Solder ball composition shall be 95.5Sn-4.0Ag-.5Cu. SYMBOL MIN A A1 A2 b D E 0.81 0.15 0.40 0.25 e e1 d d1 NOM MAX NOTE 0.91 1.00 0.20 0.25 0.45 0.50 0.30 0.35 2.35 BSC 3.73 BSC 0.75 BSC 0.74 REF 0.75 BSC 0.80 REF 07/14/10 TITLE Package Drawing Contact: packagedrawings@atmel.com 18 8U2-1, 8-ball, 2.35 x 3.73mm Body, 0.75mm pitch, VFBGA Package (dBGA2) GPC GWW DRAWING NO. 8U2-1 REV. D Atmel AT24C128C 8734A-SEEPR-1/11 Atmel AT24C128C 12. Revision History Doc. Rev. Date Comments 8732A 01/2011 Initial document release 19 8734A-SEEPR-1/11 Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (+81) (3) 3523-3551 Fax: (+81) (3) 3523-7581 (c) 2011 Atmel Corporation. All rights reserved. / Rev.: 8734A-SEEPR-1/11 Atmel(R), logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.