© Semiconductor Components Industries, LLC, 2011
August, 2011 Rev. 1
1Publication Order Number:
NCP3170/D
NCP3170
Synchronous PWM
Switching Converter
The NCP3170 is a flexible synchronous PWM Switching Buck
Regulator. The NCP3170 operates from 4.5 V to 18 V, sourcing up to
3 A and is capable of producing output voltages as low as 0.8 V. The
NCP3170 also incorporates current mode control. To reduce the
number of external components, a number of features are internally set
including soft start, power good detection, and switching frequency.
The NCP3170 is currently available in an SOIC8 package.
Features
4.5 V to 18 V Operating Input Voltage Range
90 mW HighSide, 25 mW LowSide Switch
FMEA Fault Tolerant During Pin Short Test
3 A Continuous Output Current
Fixed 500 kHz and 1 MHz PWM Operation
CyclebyCycle Current Monitoring
1.5% Initial Output Accuracy
Internal 4.6 ms SoftStart
ShortCircuit Protection
Turn on Into Prebias
Power Good Indication
Light Load Efficiency
Thermal Shutdown
These are PbFree Devices
Typical Applications
Set Top Boxes
DVD/ Bluray Drives and HDD
LCD Monitors and TVs
Cable Modems
PCIe Graphics Cards
Telecom/Networking/Datacom Equipment
Point of Load DC/DC Converters
Figure 1. Typical Application Circuit
NCP3170
FB1
VIN
3.3 V
EN
VIN
VSW
AGND
COMP
PG
PGND
RC
R1
R2
L1 4.7 mH
C1
22 mF
C2, C3
22 mF
CC
http://onsemi.com
SOIC8 NB
CASE 751
MARKING DIAGRAM
3170x
ALYW
G
1
8
1
8
PIN CONNECTIONS
COMPFB
ENAGND
PGVIN
VSW
PGND
(Top View)
Device Package Shipping
ORDERING INFORMATION
NCP3170ADR2G SOIC8
(PbFree)
2500 / Tape & Reel
For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
NCP3170BDR2G SOIC8
(PbFree)
2500 / Tape & Reel
3170x = Specific Device Code
x = A or B
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G= PbFree Package
NCP3170
http://onsemi.com
2
Figure 2. NCP3170 Block Diagram
VIN
Driver
Voltage
Clamp
FB
hs
PGND
EN
Power
Control
(PC)
VDD
COMP
logic
+
Pulse by
Pulse
Current
Limit
HS
LS
AGND
Q
Q
SET
CLR
S
R
NDRV
Zero
Current
Detection
VCW
VCW
Σ0.030V/A
Current
Sense
PG
+
+
867 mV
728 mV
VSW
+
998 mV
+
POR
UVLO
Soft Start
Reference
Over
Temperature
Protection
PDRV
VCL
VCL
VIN
Oscillator
Slope
Compensation
VSW
Soft Start
Complete
ORing
Circuit
PIN FUNCTION DESCRIPTION
Pin Pin Name Description
1 PGND The power ground pin is the high current path for the device. The pin should be soldered to a large copper
area to reduce thermal resistance. PGND needs to be electrically connected to AGND.
2 VIN The input voltage pin powers the internal control circuitry and is monitored by multiple voltage comparators.
The VIN pin is also connected to the internal power PMOS switch and linear regulator output. The VIN pin
has high di/dt edges and must be decoupled to ground close to the pin of the device.
3 AGND The analog ground pin serves as smallsignal ground. All smallsignal ground paths should connect to the
AGND pin and should also be electrically connected to power ground at a single point, avoiding any high
current ground returns.
4 FB Inverting input to the OTA error amplifier. The FB pin in conjunction with the external compensation serves to
stabilize and achieve the desired output voltage with current mode compensation.
5 COMP The loop compensation pin is used to compensate the transconductance amplifier which stabilizes the opera-
tion of the converter stage. Place compensation components as close to the converter as possible. Connect
a RC network between COMP and AGND to compensate the control loop.
6 EN Enable pin. Pull EN to logic high to enable the device. Pull EN to logic low to disable the device. Do not leave
it open.
7 PG Power good is an open drain 500 mA pull down indicating output voltage is within the power good window. If
the power good function is not used, it can be connected to the VSW node to reduce thermal resistance. Do
not connect PG to the VSW node if the application is turning on into prebias.
8 VSW The VSW pin is the connection of the drains of the internal N and P MOSFETS. At switch off, the inductor will
drive this pin below ground as the body diode and the NMOS conducts with a high dv/dt.
NCP3170
http://onsemi.com
3
ABSOLUTE MAXIMUM RATINGS (measured vs. GND pin 3, unless otherwise noted)
Rating Symbol VMAX VMIN Unit
Main Supply Voltage Input VIN 20 0.3 V
Voltage between PGND and AGND VPAG 0.3 0.3 V
PWM Feedback Voltage FB60.3 V
Error Amplifier Voltage COMP 6 0.3 V
Enable Voltage EN VIN + 0.3 V 0.3 V
PG Voltage PG VIN + 0.3 V 0.3 V
VSW to AGND or PGND VSW VIN + 0.3 V 0.7 V
VSW to AGND or PGND for 35ns VSWST VIN + 10 V 5 V
Junction Temperature (Note 1) TJ+150 °C
Operating Ambient Temperature Range TA40 to +85 °C
Storage Temperature Range Tstg 55 to +150 °C
Thermal Characteristics (Note 2)
SOIC8 Plastic Package
Maximum Power Dissipation @ TA = 25°C
Thermal Resistance JunctiontoAir
Thermal Resistance JunctiontoCase
PD
RqJA
RqJC
1.15
87
37.8
W
°C/W
°C/W
Lead Temperature Soldering (10 sec):
Reflow (SMD styles only) PbFree (Note 3)
RF 260 peak °C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. The maximum package power dissipation limit must not be exceeded.
PD+
TJ(max) *TA
RqJA
2. The value of qJA is measured with the device mounted on 2in x 2in FR4 board with 2oz. copper, in a still air environment with TA = 25°C.
The value in any given application depends on the user’s specific board design.
3. 60180 seconds minimum above 237°C.
RECOMMENDED OPERATING CONDITIONS
Rating Symbol Min Max Unit
Main Supply Voltage Input 4.5 18 V
Power Good Pin Voltage PG 4.5 18 V
Switch Pin Voltage VSW 0.3 18 V
Enable Pin Voltage EN 0 18 V
Comp Pin Voltage COMP 0.1 5.5 V
Feedback Pin Voltage FB 0.1 5.5 V
Power Ground Pin Voltage PGND 0.1 0.1 V
Junction Temperature Range TJ40 125 °C
Operating Temperature Range TA40 85 °C
NCP3170
http://onsemi.com
4
ELECTRICAL CHARACTERISTICS (TA = 25°C, VIN = VEN = 12 V, VOUT = 3.3 V for min/max values unless otherwise noted (Note 7))
Characteristic Conditions Min Typ Max Unit
Input Voltage Range (Note 5) 4.5 18 V
SUPPLY CURRENT
Quiescent Supply Current NCP3170A
NCP3170B
VIN = EN = 12 V VFB = 0.8 V
(Note 5)
1.7
1.7
2.0
2.0
mA
Shutdown Supply Current EN = 0 V (Note 5) 13 17 mA
UNDER VOLTAGE LOCKOUT
VIN UVLO Threshold VIN Rising Edge (Note 5) 4.41 V
VIN UVLO Threshold VIN Falling Edge (Note 5) 4.13 V
MODULATOR
Oscillator Frequency NCP3170A
NCP3170B
Enable = VIN 450
900
500
1000
550
1100
kHz
Maximum Duty Ratio NCP3170A
NCP3170B
91
90
96
96
%
Minimum Duty Ratio NCP3170A
NCP3170B
VIN = 12 V 6.0
4.0
11
11.5
%
VIN Soft Start Ramp Time VFB = VCOMP 3.5 4.6 6.0 ms
OVER CURRENT
Current Limit (Note 4) 4.0 6.0 A
PWM COMPENSATION
VFB Feedback Voltage TA = 25°C 0.792 0.8 0.808 V
Line Regulation (Note 4) 1 %
GM 201 mS
AOL DC gain (Note 4) 40 55 dB
Unity Gain BW (COUT = 10 pF) (Note 4) 2.0 MHz
Input Bias Current (Current Out of FB IB Pin) (Note 4) 286 nA
IEAOP Output Source Current VFB = 0 V 20.1 mA
IEAOM Output Sink Current VFB = 2 V 21.3 mA
ENABLE
Enable Threshold (Note 5) 1.41 V
POWER GOOD
Power Good High On Threshold 875 mV
Power Good High Off Threshold 859 mV
Power Good Low On Threshold 712 mV
Power Good Low Off Threshold 728 mV
Over Voltage Protection Threshold 998 mV
Power Good Low Voltage VIN = 12 V, IPG = 500 mA0.195 V
PWM OUTPUT STAGE
HighSide Switch OnResistance VIN = 12 V
VIN = 4.5 V
90
100
130
150
mW
LowSide Switch OnResistance VIN = 12 V
VIN = 4.5 V
25
29
35
39
mW
THERMAL SHUTDOWN
Thermal Shutdown (Notes 4 and 6) 164 °C
Hysteresis 43 °C
4. Guaranteed by design
5. Ambient temperature range of 40°C to +85°C.
6. This is not a protection feature.
7. The device is not guaranteed to operate beyond the maximum operating ratings.
NCP3170
http://onsemi.com
5
TYPICAL PERFORMANCE CHARACTERISTICS
(Circuit from Figure 1, TA = 25°C, VIN = VEN = 12 V, VOUT = 3.3 V unless otherwise specified)
Figure 3. Light Load (DCM) Operation 1 ms/DIV Figure 4. Full Load (CCM) Operation 1 ms/DIV
Figure 5. StartUp into Full Load 1 ms/DIV Figure 6. ShortCircuit Protection 200 ms /DIV
Figure 7. 50% to 100% Load Transient 100 ms/DIV Figure 8. 3.3 V Turn on into 1 V PreBias 1 ms /DIV
NCP3170
http://onsemi.com
6
TYPICAL PERFORMANCE CHARACTERISTICS
(Circuit from Figure 1, TA = 25°C, VIN = VEN = 12 V, VOUT = 3.3 V unless otherwise specified)
Figure 9. ICC Shut Down Current vs.
Temperature
Figure 10. NCP3170 Enabled Current vs.
Temperature
TEMPERATURE (°C) TEMPERATURE (°C)
11090703010103050
0
3
9
12
18
21
27
30
11090705010103050
1.3
1.4
1.5
1.6
1.7
1.9
2.0
2.1
Figure 11. Bandgap Reference Voltage vs.
Temperature
Figure 12. Switching Frequency vs.
Temperature
TEMPERATURE (°C) TEMPERATURE (°C)
11070503010103050
797
798
799
801
802
804
805
806
11090703010103050
496
497
498
499
500
501
502
503
Figure 13. Input Under Voltage Protection at
12 V vs. Temperature
Figure 14. Input Over Voltage Protection at
12 V vs. Temperature
TEMPERATURE (°C) TEMPERATURE (°C)
11090703010103050
705
710
715
720
725
730
735
11090703010103050
855
860
865
870
875
880
CURRENT DRAW (mA)
CURRENT DRAW (mA)
BANDGAP REFERENCE (mV)
SWITCHING FREQUENCY (kHz)
TRIP VOLTAGE AT FB PIN (mV)
TRIP VOLTAGE AT FB PIN (mV)
50 130
6
15
24
Input Voltage = 18 V
Input Voltage = 12 V
Input Voltage = 4.5 V
30
1.8
130
Input Voltage = 18 V
Input Voltage = 12 V
Input Voltage = 4.5 V
800
803
90 130
Input Voltage = 18 V
Input Voltage = 12 V
Input Voltage = 4.5 V
50 130
Input Voltage = 18 V
Input Voltage = 12 V
Input Voltage = 4.5 V
50 130
Under Voltage Protection Rising
Under Voltage Protection Falling
50 130
Over Voltage Protection Rising
Over Voltage Protection Falling
NCP3170
http://onsemi.com
7
TYPICAL PERFORMANCE CHARACTERISTICS
(Circuit from Figure 1, TA = 25°C, VIN = VEN = 12 V, VOUT = 3.3 V unless otherwise specified)
Figure 15. High Side MOSFET RDS(on) vs.
Temperature
Figure 16. Low Side MOSFET RDS(on) vs.
Temperature
TEMPERATURE (°C) TEMPERATURE (°C)
11090503010103050
60
70
80
90
100
110
130
11090703010103050
15
20
25
30
35
40
Figure 17. Transconductance vs. Temperature Figure 18. Over Voltage Protection vs.
Temperature
TEMPERATURE (°C) TEMPERATURE (°C)
11090703010103050
180
185
190
195
200
205
210
215
11090703010103050
996.5
997.0
998.0
998.5
999.0
1000.0
1001.0
1001.5
HIGH SIDE MOSFET RDS(on) (mW)
LOW SIDE MOSFET RDS(on) (mW)
TRANSCONDUCTANCE (mS)
TRIP VOLTAGE AT FB PIN (mV)
70 130
Input Voltage = 12 V, 18 V
Input Voltage = 4.5 V
50 130
Input Voltage = 4.5 V
50 130
Input Voltage = 18 V
Input Voltage = 12 V
Input Voltage = 4.5 V
50 130
997.5
999.5
1000.5
Input Voltage = 18 V
Input Voltage = 12 V
Input Voltage = 4.5 V
Input Voltage = 12 V, 18 V
120
Figure 19. Input Under Voltage Protection vs.
Temperature
TRIP VOLTAGE AT FB PIN (mV)
Input Under Voltage Protection Rising
TEMPERATURE (°C)
Input Under Voltage Protection Falling
11090703010103050
4.05
4.10
4.15
4.20
4.25
4.30
4.35
4.45
50 130
4.40
NCP3170
http://onsemi.com
8
NCP3170A Efficiency and Thermal Derating
Figure 20. Efficiency (VIN = 12 V) vs. Load
Current
Figure 21. Efficiency (VIN = 5 V) vs. Load Current
0
10
20
30
40
50
60
70
80
90
100
12 V, 500 kHz
Efficiency
0123
OUTPUT CURRENT (A)
EFFICIENCY (%)
Vo = 1.2 V
Vo = 1.8 V
Vo = 3.3 V Vo = 5 V
0
10
20
30
40
50
60
70
80
90
100
0123
OUTPUT CURRENT (A)
EFFICIENCY (%)
5 V, 500 kHz
Efficiency
Vo = 3.3 VVo = 1.8 V
Vo = 1.2 V
Thermal derating curves for the SOIC8 package part under typical input and output conditions based on the evaluation board.
The ambient temperature is 25°C with natural convection (air speed < 50LFM) unless otherwise specified.
Figure 22. 500 kHz Derating Curves at 5 V
0
1
2
3
4
5
25 35 45 55 65 75 85
TA, AMBIENT TEMPERATURE (°C)
IOUT
, AMBIENT TEMPERATURE (°C)
1.2 V, 1.8 V,
3.3 V
0
1
2
3
4
5
25 35 45 55 65 75 85
Figure 23. 500 kHz Derating Curves at 12 V
TA, AMBIENT TEMPERATURE (°C)
1.2 V, 1.8 V,
3.3 V, 5.0 V
IOUT
, AMBIENT TEMPERATURE (°C)
NCP3170
http://onsemi.com
9
NCP3170B Efficiency and Thermal Derating
Figure 24. 12 V, 1 MHz Efficiency Figure 25. 5 V, 1 MHz Efficiency
0
10
20
30
40
50
60
70
80
90
100
12 V, 1 MHz
Efficiency
0123
OUTPUT CURRENT (A)
EFFICIENCY (%)
Vo = 1.2 V
Vo = 1.8 V
Vo = 3.3 V Vo = 5 V
0
10
20
30
40
50
60
70
80
90
100
0123
OUTPUT CURRENT (A)
EFFICIENCY (%)
5 V, 1 MHz
Efficiency
Vo = 3.3 VVo = 1.8 V
Vo = 1.2 V
Thermal derating curves for the SOIC8 package part under typical input and output conditions based on the evaluation board.
The ambient temperature is 25°C with natural convection (air speed < 50 LFM) unless otherwise specified.
Figure 26. 1 MHz Derating Curves at 5 V Input Figure 27. 1 MHz Derating Curves at 12 V Input
0
1
2
3
4
5
25 35 45 55 65 75 85
IOUT
, AMBIENT TEMPERATURE (°C)
1.2 V,
1.8 V
3.3 V
TA, AMBIENT TEMPERATURE (°C) TA, AMBIENT TEMPERATURE (°C)
0
1
2
3
4
5
25 35 45 55 65 75 85
1.2 V,
1.8 V
3.3 V
5.0 V
IOUT
, AMBIENT TEMPERATURE (°C)
NCP3170
http://onsemi.com
10
DETAILED DESCRIPTION
The NCP3170 is a currentmode, step down regulator
with an integrated highside PMOS switch and a lowside
NMOS switch. It operates from a 4.5 V to 18 V input voltage
range and supplies up to 3 A of load current. The duty ratio
can be adjusted from 8% to 92% allowing a wide output
voltage range. Features include enable control, PowerOn
Reset (POR), input under voltage lockout, fixed internal soft
start, power good indication, over voltage protection, and
thermal shutdown.
Enable and SoftStart
An internal input voltage comparator not shown in
Figure 28 will force the part to disable below the minimum
input voltage of 4.13 V. The input under voltage disable
feature is used to prevent improper operation of the
converter due to insufficient voltages. The converter can be
turned on by tying the enable pin high and the part will
default to be input voltage enabled. The enable pin should
never be left floating.
NCP3170
4.5 V 18 V
EN
VIN
AGND
Figure 28. Input Voltage Enable
C1IN
If an adjustable Under Voltage Lockout (UVLO)
threshold is required, the EN pin can be used. The trip
voltage of the EN pin comparator is 1.38 V typical. Upon
application of an input voltage greater than 4.41 V, the VIN
UVLO will release and the enable will be checked to
determine if switching can commence. Once the 1.38 V trip
voltage is crossed, the part will enable and the soft start
sequence will initiate. If large resistor values are used, the
EN pin should be bypassed with a 1 nF capacitor to prevent
coupling problems from the switch node.
NCP3170
4.5 V 18 V
EN
VIN
AGND
Figure 29. Input Under Voltage Lockout Enable
C1IN
R1UV
R2UV
C1UV
The enable pin can be used to delay a turn on by
connecting a capacitor as shown in Figure 30.
NCP3170
4.5 V 18 V
EN
VIN
AGND
Rbias
Figure 30. Delay Enable
C1DLY
C1IN
If the designer would like to add hysteresis to the enable
threshold it can be added by use of a bias resistor to the
output. The hysteresis is created once soft start has initiated.
With the output voltage rising, current flows into the enable
node, raising the voltage. The thresholds for enable as well
as hysteresis can be calculated using Equation 1.
VINHYS +VINStart *ENTH )R1UV
(eq. 1)
ƪVOUT *ENTH
R3UV
*
ENTH
R2UVƫ
VINStart +ENTH ƪ1)
R1UV ǒR2UV )R3UVǓ
R2UV R3UV ƫ
ENTH = Enable Threshold
VINSTART = Input Voltage Start Threshold
R1UV = High Side Resistor
R2UV = Low Side Resistor
R3UV = Hysteresis Bias Resistor
VOUT = Regulated Output Voltage
NCP3170
4.5 V 18 V
EN
VIN
AGND
Vout
Figure 31. Added Hysteresis to the Enable UVLO
C1IN
R1UV
R2UV
R3UV
NCP3170
http://onsemi.com
11
The part can be enabled with standard TTL or high voltage
logic by using the configuration below.
NCP3170
4.5 V 18 V
EN
VIN
AGND
Figure 32. Logic Turnon
R2LOG
C1IN
C1LOG
R1LOG
The enable can also be used for power sequencing in
conjunction with the Power Good (PG) pin as shown in
Figure 33. The enable pin can either be tied to the output
voltage of the master voltage or tied to the input voltage with
a resistor to the PG pin of the master regulator.
Figure 33. Enable Two Converter Power Sequencing
NCP3170
FB
4.5 V 18 V
Vo2
VIN VSW
AGND
EN
Vo2
NCP3170
FB
4.5 V 18 V
Vo1
EN
VIN VSW
AGND Vo1
PG
Once the part is enabled, the internal reference voltage is
slewed from ground to the set point of 800 mV. The slewing
process occurs over a 4.5 ms period, reducing the current
draw from the upstream power source, reducing stress on
internal MOSFETS, and ensuring the output inductor does
not saturate during startup.
PreBias Startup
When starting into a prebias load, the NCP3170 will not
discharge the output capacitors. The soft start begins with
the internal reference at ground. Both the high side switch
and low side switches are turned off. The internal reference
slowly raises and the OTA regulates the output voltage to the
divided reference voltage. In a prebiased condition, the
voltage at the FB pin is higher than the internal reference
voltage, so the OTA will keep the COMP voltage at ground
potential. As the internal reference is slewed up, the COMP
pin is held low until the FB pin voltage surpasses the internal
reference voltage, at which time the COMP pin is allowed
to respond to the OTA error signal. Since the bottom of the
PWM ramp is at 0.6 V there will be a slight delay between
the time the internal reference voltage passes the FB voltage
and when the part starts to switch. Once the COMP error
signal intersects with the bottom of the ramp, the high side
switch is turned on followed by the low side switch. After the
internal reference voltage has surpassed the FB voltage, soft
start proceeds normally without output voltage discharge.
Power Good
The output voltage of the buck converter is monitored at
the feedback pin of the output power stage. Two
comparators are placed on the feedback node of the OTA to
monitor the operating window of the feedback voltage as
shown in Figure 34. All comparator outputs are ignored
during the soft start sequence as soft start is regulated by the
OTA since false trips would be generated. Further, the PG
pin is held low until the comparators are evaluated. PG state
does not affect the switching of the converter. After the soft
start period has ended, if the feedback is below the reference
voltage of comparator 1 (VFB < 0.726), the output is
considered operational undervoltage (OUV). The device
will indicate the under voltage situation by the PG pin
remaining low with a 100 kW pullup resistance. When the
feedback pin voltage rises between the reference voltages of
comparator 1 and comparator 2 (0.726 < VFB < 0.862), then
the output voltage is considered power good and the PG pin
is released. Finally, if the feedback voltage is greater than
comparator 2 (VFB > 0.862), the output voltage is considered
operational overvoltage (OOV). The OOV will be indicated
by the PG pin remaining low. A block diagram of the OOV
and OUV functionality as well as a graphical representation
of the PG pin functionality is shown in Figures 34
through 36.
FB +
800 mV
+
+
726 mV
862 mV
100kW
12 V
PG
SOFT
Start
Complete
Figure 34. OOV and OUV System
comp 2
comp 1
Power Good Vref = 0.8 V
Voov = 862 mV
Vouv = 726 mV
OUV
OOV
Hysteresis = 14 mV
Hysteresis = 14 mV
Figure 35. OOV and OUV Window
NCP3170
http://onsemi.com
12
0.8 V
0.726
0.862 V
FB Voltage
Power Good
Softstart Complete
Figure 36. OOV and OUV Diagram
If the power good function is not used, it can be connected
to the VSW node to reduce thermal resistance. Do not
connect PG to the VSW node if the application is turning on
into prebias.
Switching Frequency
The NCP3170 switching frequency is fixed and set by an
internal oscillator. The practical switching frequency could
range from 450 kHz to 550 kHz for the NCP3170A and
900 kHz to 1.1 MHz for the NCP3170B due to device
variation.
Light Load Operation
Light load operation is generally a load that is 1mA to
300 mA where a load is in standby mode and requires very
little power. During light load operation, the regulator
emulates the operation of a nonsynchronous buck
converter and the regulator is allowed to skip pulses. The
nonsynchronous buck emulation is accomplished by
detecting the point at which the current flowing in the
inductor goes to zero and turning the low side switch off. At
the point when the current goes to zero, if the low side switch
is not turned off, current would reverse, discharging the
output capacitor. Since the low side switch is shutoff, the
only conduction path is through the body diode of the low
side MOSFET, which is back biased. Unlike traditional
synchronous buck converters, the current in the inductor
will become discontinuous. As a result, the switch node will
oscillate with the parasitic inductances and capacitances
connected to the switch node. The OTA will continue to
regulate the output voltage, but will skip pulses based on the
output load shown in Figure 37.
Zero Current Point
Switch
Node
0V
Inductor
Current
Feedback
Voltage
Reference Votlage
COMP
Voltage Ramp Threshold
0A
Figure 37. Light Load Operation
6 ms = 166 kHz
2 ms = 50 kHz
Protection Features
Over Current Protection
Current is limited to the load on a pulse by pulse basis.
During each high side on period, the current is compared
against an internally set limit. If the current limit is
exceeded, the high side and low side MOSFETS are shutoff
and no pulses are issued for 13.5 ms. During that time, the
output voltage will decay and the inductor current will
discharge. After the discharge period, the converter will
initiate a soft start. If the load is not released, the current will
build in the inductor until the current limit is exceeded, at
which time the high side and low side MOSFETS will be
shut off and the process will continue. If the load has been
released, a normal soft start will commence and the part will
continue switching normally until the current limit is
exceeded.
Switch
Node
Inductor
Current
Current Limit
Figure 38. Over Current Protection
13.5 ms Hold Time
Thermal Shutdown
The thermal limit, while not a protection feature, engages
at 150°C in case of thermal runaway. When the thermal
comparator is tripped at a die temperature of 150°C, the part
must cool to 120°C before a restart is allowed. When thermal
trip is engaged, switching ceases and high side and low side
MOSFETs are driven off. Further, the power good indicator
will pull low until the thermal trip has been released. Once
the die temperature reaches 120°C the part will reinitiate
softstart and begin normal operation.
Switch
Node
Output
Voltage
Thermal
Comparator
150C
IC
Temperature
120C
Figure 39. Over Temperature Shutdown
NCP3170
http://onsemi.com
13
Over Voltage Protection
Upon the completion of soft start, the output voltage of the
buck converter is monitored at the FB pin of the output
power stage. One comparator is placed on the feedback node
to provide over voltage protection. In the event an over
voltage is detected, the high side switch turns off and the low
side switch turns on until the feedback voltage falls below
the OOV threshold. Once the voltage has fallen below the
OOV threshold, switching continues normally as displayed
in Figure 40.
0.800 V
0.726 V
0.862 V
FB Voltage
Power
Softstart
1.0 V
Low Side
Figure 40. Over Voltage Low Side Switch Behavior
Complete
Good
Switch
Duty Ratio
The duty ratio can be adjusted from 8% to 92% allowing
a wide output voltage range. The low 8% duty ratio limit will
restrict the PWM operation. For example if the application
is converting to 1.2 V the converter will perform normally
if the input voltage is below 15.5 V. If the input voltage
exceeds 15.5 V while supplying 1.2 V output voltage the
converter can skip pulses during operation. The skipping
pulse operation will result in higher ripple voltage than when
operating in PWM mode. Figure 41 and 42 below shows the
safe operating area for the NCP3170A and B respectively.
While not shown in the safe operating area graph, the output
voltage is capable of increasing to the 93% duty ratio
limitation providing a high output voltage such as 16 V. If
the application requires a high duty ratio such as converting
from 14 V to 10 V the converter will operate normally until
the maximum duty ratio is reached. For example, if the input
voltage were 16 V and the user wanted to produce the
highest possible output voltage at full load, a good rule of
thumb is to use 80% duty ratio. The discrepancy between the
usable duty ratio and the actual duty ratio is due to the
voltage drops in the system, thus leading to a maximum
output voltage of 12.8 V rather than 14.8 V. The actual
achievable output to input voltage ratio is dependent on
layout, component selection, and acceptable output voltage
tolerance.
Figure 41. NCP3170A Safe Operating Area
Figure 42. NCP3170B Safe Operating Area
Design Procedure
When starting the design of a buck regulator, it is important
to collect as much information as possible about the behavior
of the input and output before starting the design.
ON Semiconductor has a Microsoft Excel® based design
tool available online under the design tools section of the
NCP3170 product page. The tool allows you to capture your
design point and optimize the performance of your regulator
based on your design criteria.
DESIGN PARAMETERS
Design Parameter Example Value
Input Voltage (VIN)9 V to 16 V
Output Voltage (VOUT)3.3 V
Input Ripple Voltage (VCCRIPPLE)200 mV
Output Ripple Voltage (VOUTRIPPLE)20 mV
Output Current Rating (IOUT)3 A
Operating Frequency (FSW)500 kHz
NCP3170
http://onsemi.com
14
The buck converter produces input voltage (VIN) pulses
that are LC filtered to produce a lower DC output voltage
(VOUT). The output voltage can be changed by modifying
the on time relative to the switching period (T) or switching
frequency. The ratio of high side switch on time to the
switching period is called duty ratio (D). Duty ratio can also
be calculated using VOUT, VIN, the Low Side Switch Voltage
Drop (VLSD), and the High Side Switch Voltage Drop
(VHSD).
FSW +1
T(eq. 2)
D+
TON
T(1*D)+
TOFF
T
(eq. 3)
D+
VOUT )VLSD
VIN *VHSD )VLSD
[
(eq. 4)
D+
VOUT
VIN
³27.5% +3.3 V
12 V
D = Duty ratio
FSW = Switching frequency
T = Switching period
TOFF = High side switch off time
TON = High side switch on time
VIN = Input voltage
VHSD = High side switch voltage drop
VLSD = Low side switch voltage drop
VOUT = Output voltage
Inductor Selection
When selecting an inductor, the designer may employ a
rule of thumb for the design where the percentage of ripple
current in the inductor should be between 10% and 40%.
When using ceramic output capacitors, the ripple current can
be greater because the ESR of the output capacitor is smaller,
thus a user might select a higher ripple current. However,
when using electrolytic capacitors, a lower ripple current
will result in lower output ripple due to the higher ESR of
electrolytic capacitors. The ratio of ripple current to
maximum output current is given in Equation 5.
ra +DI
IOUT
(eq. 5)
DI = Ripple current
IOUT = Output current
ra = Ripple current ratio
Using the ripple current rule of thumb, the user can
establish acceptable values of inductance for a design using
Equation 6.
LOUT +
VOUT
IOUT ra FSW
(1*D)³
(eq. 6)
4.7 mH+12 V
3.0 A 34% 500 kHz (1*27.5%)
D = Duty ratio
FSW = Switching frequency
IOUT = Output current
LOUT = Output inductance
ra = Ripple current ratio
4.7 mH
7 V
4.4 V
Figure 43. Inductance vs. Current Ripple Ratio
18 V
19
17
15
13
11
9
7
5
3
1
10 13 16 19 22 25 28 31 34 37 40
RIPPLE CURRENT RATIO (%)
INDUCTANCE (mH)
When selecting an inductor, the designer must not exceed
the current rating of the part. To keep within the bounds of
the part’s maximum rating, a calculation of the RMS current
and peak current are required.
IRMS +IOUT 1)ra2
12
Ǹ³
(eq. 7)
3.01 A +3A 1)34%2
12
Ǹ³
IOUT = Output current
IRMS = Inductor RMS current
ra = Ripple current ratio
IPK +IOUT ǒ1)ra
2Ǔ³
(eq. 8)
3.51 A +3A ǒ1)34%
2Ǔ
IOUT = Output current
IPK = Inductor peak current
ra = Ripple current ratio
NCP3170
http://onsemi.com
15
A standard inductor should be found so the inductor will
be rounded to 4.7 mH. The inductor should support an RMS
current of 3.01 A and a peak current of 3.51 A. A good
design practice is to select an inductor that has a saturation
current that exceeds the maximum current limit with some
margin.
The final selection of an output inductor has both
mechanical and electrical considerations. From a
mechanical perspective, smaller inductor values generally
correspond to smaller physical size. Since the inductor is
often one of the largest components in the regulation system,
a minimum inductor value is particularly important in space
constrained applications. From an electrical perspective, the
maximum current slew rate through the output inductor for
a buck regulator is given by Equation 9.
SlewRateLOUT +
VIN *VOUT
LOUT
³
(eq. 9)
1.85 A
ms+12 V *3.3 V
4.7 mH
LOUT = Output inductance
VIN = Input voltage
VOUT = Output voltage
Equation 9 implies that larger inductor values limit the
regulators ability to slew current through the output
inductor in response to output load transients. Consequently,
output capacitors must supply the load current until the
inductor current reaches the output load current level.
Reduced inductance to increase slew rates results in larger
values of output capacitance to maintain tight output voltage
regulation. In contrast, smaller values of inductance increase
the regulators maximum achievable slew rate and decrease
the necessary capacitance at the expense of higher ripple
current. The peaktopeak ripple current for NCP3170 is
given by the following equation:
IPP +
VOUT (1*D)
LOUT FSW
³
(eq. 10)
1.02 A +3.3 V (1*27.5%)
4.7 mH 500 kHz
D = Duty ratio
FSW = Switching frequency
IPP = Peaktopeak current of the inductor
LOUT = Output inductance
VOUT = Output voltage
From Equation 10, it is clear that the ripple current
increases as LOUT decreases, emphasizing the tradeoff
between dynamic response and ripple current.
The power dissipation of an inductor falls into two
categories: copper and core losses. Copper losses can be
further categorized into DC losses and AC losses. A good
first order approximation of the inductor losses can be made
using the DC resistance as shown below:
LPCU_DC +IRMS 2 DCR ³
(eq. 11)
61 mW +3.012 6.73 mW
DCR = Inductor DC resistance
IRMS = Inductor RMS current
LPCU_DC = Inductor DC power dissipation
The core losses and AC copper losses will depend on the
geometry of the selected core, core material, and wire used.
Most vendors will provide the appropriate information to
make accurate calculations of the power dissipation at which
point the total inductor losses can be captured by the
equation below:
LPtot +LPCU_DC )LPCU_AC )LPCore ³(eq. 12)
67 mW +61 mW )5mW)1mW
LPCore = Inductor core power dissipation
LPCU_AC = Inductor AC power dissipation
LPCU_DC = Inductor DC power dissipation
LPtot = Total inductor losses
Output Capacitor Selection
The important factors to consider when selecting an
output capacitor are DC voltage rating, ripple current rating,
output ripple voltage requirements, and transient response
requirements.
The output capacitor must be able to operate properly for
the life time of a product. When selecting a capacitor it is
important to select a voltage rating that is derated to the
guaranteed operating life time of a product. Further, it is
important to note that when using ceramic capacitors, the
capacitance decreases as the voltage applied increases; thus
a ceramic capacitor rated at 100 mF 6.3 V may measure
100 mF at 0 V but measure 20 mF with an applied voltage of
3.3 V depending on the type of capacitor selected.
The output capacitor must be rated to handle the ripple
current at full load with proper derating. The capacitor RMS
ratings given in datasheets are generally for lower switching
frequencies than used in switch mode power supplies, but a
multiplier is given for higher frequency operation. The RMS
current for the output capacitor can be calculated below:
CORMS +IOUT
ra
12
Ǹ³
(eq. 13)
0.294 A +3.0 A 34%
12
Ǹ
CoRMS = Output capacitor RMS current
IOUT = Output current
ra = Ripple current ratio
The maximum allowable output voltage ripple is a
combination of the ripple current selected, the output
capacitance selected, the Equivalent Series Inductance
(ESL), and Equivalent Series Resistance (ESR).
NCP3170
http://onsemi.com
16
The main component of the ripple voltage is usually due
to the ESR of the output capacitor and the capacitance
selected, which can be calculated as shown in Equation 14:
VESR_C +IOUT ra ǒCOESR )1
8 FSW COUTǓ³
(eq. 14)
10.89 mV +3 34% ǒ5mW)1
8 500 kHz 44 mFǓ
CoESR = Output capacitor ESR
COUT = Output capacitance
FSW = Switching frequency
IOUT = Output current
ra = Ripple current ratio
VESR_C = Ripple voltage from the capacitor
The impedance of a capacitor is a function of the
frequency of operation. When using ceramic capacitors, the
ESR of the capacitor decreases until the resonant frequency
is reached, at which point the ESR increases; therefore the
ripple voltage might not be what one expected due to the
switching frequency. Further, the method of layout can add
resistance in series with the capacitance, increasing ripple
voltage.
The ESL of capacitors depends on the technology chosen,
but tends to range from 1 nH to 20 nH, where ceramic
capacitors have the lowest inductance and electrolytic
capacitors have the highest. The calculated contributing
voltage ripple from ESL is shown for the switch on and
switch off below:
VESLON +
ESL IPP FSW
D³
(eq. 15)
1.84 mV +1nH@1.01 A @500 kHz
27.5%
VESLOFF +
ESL IPP FSW
(1*D)³
(eq. 16)
0.7 mV +1nH 1.1 A 500 kHz
(1*27.5%)
D = Duty ratio
ESL = Capacitor inductance
FSW = Switching frequency
IPP = Peaktopeak current
The output capacitor is a basic component for fast
response of the power supply. For the first few microseconds
of a load transient, the output capacitor supplies current to
the load. Once the regulator recognizes a load transient, it
adjusts the duty ratio, but the current slope is limited by the
inductor value.
During a load step transient, the output voltage initially
drops due to the current variation inside the capacitor and the
ESR (neglecting the effect of the ESL).
DVOUTESR +ITRAN COESR ³(eq. 17)
7.5 mV +1.5 A 5mW
CoESR = Output capacitor Equivalent Series
Resistance
ITRAN = Output transient current
DVOUT_ESR = Voltage deviation of VOUT due to the
effects of ESR
A minimum capacitor value is required to sustain the
current during the load transient without discharging it. The
voltage drop due to output capacitor discharge is given by
the following equation:
DVOUTDIS +ǒITRANǓ2 LOUT FSW
2 FCROSS COUT ǒVIN *VOUTǓ³
(eq. 18)
133.5 mV +(1.5)2 4.7 mH 500 kHz
2 50 kHz 44 mF ǒ12 V *3.3 VǓ
COUT = Output capacitance
D = Duty ratio
FSW = Switching frequency
FCROSS = Loop cross over frequency
ITRAN = Output transient current
LOUT = Output inductor value
VIN = Input voltage
VOUT = Output voltage
DVOUT_DIS = Voltage deviation of VOUT due to the
effects of capacitor discharge
In a typical converter design, the ESR of the output
capacitor bank dominates the transient response. Please note
that DVOUT_DIS and DVOUT_ESR are out of phase with each
other, and the larger of these two voltages will determine the
maximum deviation of the output voltage (neglecting the
effect of the ESL). It is important to note that the converters
frequency response will change when the NCP3170 is
operating in synchronous mode or nonsynchronous mode
due to the change in plant response from CCM to DCM. The
effect will be a larger transient voltage excursion when
transitioning from no load to full load quickly.
Input Capacitor Selection
The input capacitor has to sustain the ripple current
produced during the on time of the upper MOSFET, so it
must have a low ESR to minimize losses and input voltage
ripple. The RMS value of the input ripple current is:
IinRMS +IOUT D (1*D)
Ǹ³
(eq. 19)
1.34 A +3A 27.5% (1*27.5%)
Ǹ
D = Duty ratio
IinRMS = Input capacitance RMS current
IOUT = Load current
The equation reaches its maximum value with D = 0.5 at
which point the input capacitance RMS current is half the
NCP3170
http://onsemi.com
17
output current. Loss in the input capacitors can be calculated
with the following equation:
PCIN +CINESR ǒIinRMSǓ2
(eq. 20)
18 mW +10 mW ǒ1.34 AǓ2
CINESR = Input capacitance Equivalent Series
Resistance
IinRMS = Input capacitance RMS current
PCIN = Power loss in the input capacitor
Due to large di/dt through the input capacitors, electrolytic
or ceramics should be used. If a tantalum capacitor must be
used, it must be surge protected, otherwise capacitor failure
could occur.
Power MOSFET Dissipation
Power dissipation, package size, and the thermal
environment drive power supply design. Once the
dissipation is known, the thermal impedance can be
calculated to prevent the specified maximum junction
temperatures from being exceeded at the highest ambient
temperature.
Power dissipation has two primary contributors:
conduction losses and switching losses. The highside
MOSFET will display both switching and conduction
losses. The switching losses of the low side MOSFET will
not be calculated as it switches into nearly zero voltage and
the losses are insignificant. However, the body diode in the
lowside MOSFET will suffer diode losses during the
nonoverlap time of the gate drivers.
Starting with the highside MOSFET, the power
dissipation can be approximated from:
PD_HS +PCOND )PSW_TOT (eq. 21)
PCOND = Conduction losses
PD_HS = Power losses in the high side MOSFET
PSW_TOT = Total switching losses
The first term in Equation 21 is the conduction loss of the
highside MOSFET while it is on.
PCOND +ǒIRMS_HSǓ2
RDS(on)_HS (eq. 22)
IRMS_HS = RMS current in the high side MOSFET
RDS(ON)_HS = On resistance of the high side MOSFET
PCOND = Conduction power losses
Using the ra term from Equation 5, IRMS becomes:
IRMS_HS +IOUT D ǒ1)ra2
12 Ǔ
Ǹ(eq. 23)
D = Duty ratio
ra = Ripple current ratio
IOUT = Output current
IRMS_HS = High side MOSFET RMS current
The second term from Equation 21 is the total switching
loss and can be approximated from the following equations.
PSW_TOT +PSW )PDS )PRR (eq. 24)
PDS = High side MOSFET drain to source losses
PRR = High side MOSFET reverse recovery
losses
PSW = High side MOSFET switching losses
PSW_TOT = High side MOSFET total switching losses
The first term for total switching losses from Equation 24
are the losses associated with turning the highside
MOSFET on and off and the corresponding overlap in drain
voltage and current.
PSW +PTON )PTOFF +1
2 ǒIOUT VIN FSWǓ(eq. 25)
ǒtRISE )tFALLǓ
FSW = Switching frequency
IOUT = Load current
PSW = High side MOSFET switching losses
PTON = Turn on power losses
PTOFF = Turn off power losses
tFALL = MOSFET fall time
tRISE = MOSFET rise time
VIN = Input voltage
When calculating the rise time and fall time of the high
side MOSFET, it is important to know the charge
characteristic shown in Figure 44.
Figure 44. High Side MOSFET Total Charge
Vth
tRISE +
QGD
IG1
+
QGD
ǒVCL *VTHǓńǒRHSPU )RGǓ(eq. 26)
IG1 = Output current from the highside gate drive
QGD = MOSFET gate to drain gate charge
RHSPU = Drive pull up resistance
RG= MOSFET gate resistance
tRISE = MOSFET rise time
VCL = Clamp voltage
VTH = MOSFET gate threshold voltage
NCP3170
http://onsemi.com
18
tFALL +
QGD
IG2
+
QGD
ǒVCL *VTHǓńǒRHSPD )RGǓ(eq. 27)
IG2 = Output current from the lowside gate
drive
QGD = MOSFET gate to drain gate charge
RG= MOSFET gate resistance
RHSPD = Drive pull down resistance
tFALL = MOSFET fall time
VCL = Clamp voltage
VTH = MOSFET gate threshold voltage
Next, the MOSFET output capacitance losses are caused
by both the highside and lowside MOSFETs, but are
dissipated only in the highside MOSFET.
PDS +1
2 COSS VIN 2 FSW (eq. 28)
COSS = MOSFET output capacitance at 0 V
FSW = Switching frequency
PDS = MOSFET drain to source charge losses
VIN = Input voltage
Finally, the loss due to the reverse recovery time of the
body diode in the lowside MOSFET is shown as follows:
PRR +QRR VIN FSW (eq. 29)
FSW = Switching frequency
PRR = High side MOSFET reverse recovery
losses
QRR = Reverse recovery charge
VIN = Input voltage
The lowside MOSFET turns on into small negative
voltages so switching losses are negligible. The lowside
MOSFET’s power dissipation only consists of conduction
loss due to RDS(on) and body diode loss during nonoverlap
periods.
PD_LS +PCOND )PBODY (eq. 30)
PBODY = Low side MOSFET body diode losses
PCOND = Low side MOSFET conduction losses
PD_LS = Low side MOSFET losses
Conduction loss in the lowside MOSFET is described as
follows:
PCOND +ǒIRMS_LSǓ2
RDS(on)_LS (eq. 31)
IRMS_LS = RMS current in the low side
RDS(ON)_LS = Lowside MOSFET on resistance
PCOND = High side MOSFET conduction losses
IRMS_LS +IOUT (1*D) ǒ1)ra2
12 Ǔ
Ǹ(eq. 32)
D = Duty ratio
IOUT = Load current
IRMS_LS = RMS current in the low side
ra = Ripple current ratio
The body diode losses can be approximated as:
PBODY +VFD IOUT FSW ǒNOLLH )NOLHLǓ(eq. 33)
FSW = Switching frequency
IOUT = Load current
NOLHL = Dead time between the highside
MOSFET turning off and the lowside
MOSFET turning on, typically 30 ns
NOLLH = Dead time between the lowside MOSFET
turning off and the highside MOSFET
turning on, typically 30 ns
PBODY = Lowside MOSFET body diode losses
VFD = Body diode forward voltage drop typically
0.92 V
Compensation Network
To create a stable power supply, the compensation network
around the transconductance amplifier must be used in
conjunction with the PWM generator and the power stage.
Since the power stage design criteria is set by the
application, the compensation network must correct the
overall output to ensure stability. The NCP3170 is a current
mode regulator and as such there exists a voltage loop and
a current loop. The current loop causes the inductor to act
like a current source which governs most of the
characteristics of current mode control. The output inductor
and capacitor of the power stage form a double pole but
because the inductor is treated like a current source in closed
loop, it becomes a single pole system. Since the feedback
loop is controlling the inductor current, it is effectively like
having a current source feeding a capacitor; therefore the
pole is controlled by the load and the output capacitance. A
table of compensation values for 500 kHz and 1 MHz is
provided below for two 22 mF ceramic capacitors. The table
also provides the resistor value for CompCalc at the defined
operating point.