1
FEATURES
15 to 75 MHz shift clock support
Low power consumption
Power-down mode <216μW (max)
Cold sparing all pins
Narrow bus reduces cable size and cost
Up to 1.575 Gbps throughput
Up to 197 Megabytes/sec bandwidth
325 mV (typ) swing LVDS devices for low EMI
PLL requires no external components
Rising edge strobe
Operational Environmen t; total dose irradiation test ing to
MIL-STD-883 Method 1019
- Total-dose: 300 krad(Si) and 1 Mrad(Si)
- Latchup immune (LET > 100 MeV-cm2/mg)
Packaging options:
- 48-lead flatpack
Standard Microcircuit Drawing 5962-01534
- QML Q and V compliant part
INTRODUCTION
The UT54LVDS217 Serializer converts 21 bits of CMOS/TTL
data into three L VDS (Low Voltage Differential Signaling) data
streams. A phase-locked transmit clock is transmitted in parallel
with the data streams over a fourth LVDS link. Every cycle of
the transmit clock 21 bits of inp ut data are sampled and
transmitted.
At a transmit clock frequency of 75MHz, 21 bits of TTL data
are transmitted at a rate of 525 Mbps per LVDS data channel.
Using a 75MHz clock, the data throughput is 1.575 Gbit/s (197
Mbytes/sec).
The UT54LVDS217 Serializer allows the use of wide, high
speed TTL interfaces while reducing overall EMI and cable size.
All pins have Cold Spare buffers. These buffers will be high
impedance when VDD is tied to VSS.
Standard Products
UT54LVDS217 Serializer
Data Sheet
October 27, 2010
TTL PARALLEL-TO-LVDS
PLL
POWER DOWN
TRANSMIT CLOCK IN
CMOS/TTL INPUTS 21 DATA (LVDS)
CLOCK (LVDS)
TTL PARALLEL -TO-LVDS
Figure 1. UT54LVDS217 Serializer Block Diagram
PIN DESCRIP TION
Figure 2. UT54LVDS217 Pinout
UT54LVDS217
48
47
46
45
44
43
42
41
N/C
LVDS GND
1
TxIN4
2
VDD 3
4
5
GND
6
7
8
VDD 9
10
11
12
13
14
15
16
TxIN6
TxIN5
TxIN7
TxIN8
TxIN9
TxIN10
GND
TxIN11
TxIN12
VDD
TxIN13
TxIN14
17
18
19
20
21
22
23
24
TxIN15
TxIN17
TxIN16
VDD
TxIN19
TxIN18
GND
GND
TxIN3
TxIN2
GND
TxIN1
TxIN0
TxOUT0-
40
39
38
37
36
35
34
33
TxOUT0+
TxOUT1-
LVDS GND
TxCLK OUT-
TxOUT1+
TxOUT2-
LVDS VDD
TxOUT2+
32
31
30
29
28
27
26
25
PWR DWN
TxCLK IN
TxIN20
TxCLK OUT+
LVDS GND
PLL GND
PLL VDD
PLL GND
Pin Name I/O No. Description
TxIN I 21 TTL level input
TxOUT+ O 3 Positive LVDS differential data output
TxOUT- O 3 Negative LVDS differential data output
TxCLK IN I 1 TTL level clock input. T he rising edge acts
as data strobe. Pin name TxCLK IN
TxCLK
OUT+ O1
Positive LVDS differential clock output
TxCLK OUT- O 1 Negative LVDS differential clock output
PWR DWN I1
TTL level input. Assertion (low input) TRI-
STATEs the clock and data outputs, ensur-
ing low current at power down.
VDD I4
Power supply pins for TTL inputs and logic
GND I 5 Ground pins for TTL inputs and logic
PLL VDD I1
Power supply pins for PLL
PLL GND I 2 Ground pins for PPL
LVDS VDD I1
Power supply pin for LVDS output
LVDS GND I 3 Ground pins for LVDS outputs
TxIN
UT54LVDS217
0
1
2
CMOS/
TTL
18
19
20
TxCLK
PCB
RxOUT
UT54LVDS218
0
1
2
18
19
20
RxCLK
PCB
SHIELD
GND
CLOCK
(LVDS)
DATA
(LVDS)
LVDS CABLE
MEDIA DEPENDENT
Figure 3. UT54LVDS217 Typical Application
3
OPERATIONAL ENVIRONMENT
Notes:
1. Guarnteed but not tested.
ABSOLUTE MAXIMUM RATINGS1
(Referenced to VSS)
Notes:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only , and functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability and performance.
2. Maximum junction temperature may be increased to +175°C during burn-in and lifetest.
3. Test per MIL-STD-883, Method 1012.
4. For cold spare mode (VDD = VSS), VI/O may be 0.3V to the maximu m recommended operating VDD + 0.3V.
RECOMMENDED OPERATING CONDITIONS
PARAMETER LIMIT UNITS
Total Ionizing Dose (TID) 1.0E6 rad(Si)
Single Event Latchup (SEL) >100 MeV-cm2/mg
Neutron Fluence11.0E13 n/cm2
SYMBOL PARAMETER LIMITS
VDD DC supply voltage -0.3 to 4.0V
VI/O Voltage on any pin4-0.3 to (VDD + 0.3V)
TSTG Storage temperature -65 to +150°C
PDMaximum power dissi p a tion 2 W
TJMaximum junction temperatu re2+150°C
ΘJC Thermal resistance, junction-to-case310°C/W
IIDC input current ±10mA
SYMBOL PARAMETER LIMITS
VDD, PLLVDD, LVDS VDD Positi ve supply volt a ge 3.0 to 3.6V
TCCase temperature range -55 to +125°C
VIN DC input voltage 0V to VDD
4
DC ELECTRICAL CHARACTERISTICS*1
(VDD = 3.3V-0.3V; -55°C < TC < +125°C); Unless otherwise noted, Tc is per the temperature noted.
Notes:
* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25oC per MIL-STD-883 Method 1019, Condition
A up to the maximum TID level procured.
1. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to grou n d.
2. Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, for a maximum
duration of one second .
3. Guaranteed by characterization.
4. Devices are tested @ 3.6V only.
5. Clock outputs guaranteed by design.
6. Post 100Krad and 300Krad, I CCZ = 200μA.
SYMBOL PARAMETER CONDITION MIN MAX UNIT
CMOS/TTL DC SPECIFICATIONS
VIH High-level input voltage 2.0 VDD V
VIL Low-level input voltage GND 0.8 V
IIH High-level input current VIN = 3.6V; VDD = 3.6V -10 +10 μA
IIL Low-level input current VIN = 0V; VDD = 3.6V -10 +10 μA
VCL Input clamp voltage ICL = -18mA -1.5 V
ICS Cold Spare Leakage current VIN = 3.6V; VDD = VSS -20 +20 μA
LVDS OUTPUT DC SPECIFICATIONS (OUT+, OUT-)
VOD5Differential Output Voltage RL = 100Ω (See Figure 14) 250 400 mV
ΔVOD5Change in VOD between
complimentary output states RL = 100Ω (See Figure 14) 35 mV
VOS5Offset Voltage RL = 100Ω, 1.120 1.410 V
ΔVOS5Change in VOS between
complimentary output states RL = 100Ω35 mV
IOZ4Output Three-State Current PWR DWN = 0V
VOUT = 0V or VDD
-10 +10 μΑ
ICSOUT Cold Spare Leakage Current VIN=3.6V, VDD = VSS -20 +20 μΑ
IOS2,3 Output Short Circuit Current VOUT+ or VOUT- = 0V 5mA mA
Supply Current
ICCL4Transmitter supply current with
loads RL = 100Ω all channels (figure 5)
CL = 5pF, f = 50MHz
65.0 mA
ICCZ4,6 Power down current DIN = VSS
PWR DWN = 0V, f = 0Hz
60.0 μA
Vos Voh Vol+
2
---------------------------
=
⎝⎠
⎛⎞
AC SWITCHING CHARACTERISTICS*1
(VDD = 3.0V to 3.6V; Tc = -55°C to +125 °C); Unless otherwise noted, Tc is per the temperature ordered.
Notes:
* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25oC per MIL-STD-883 Method 1019, Condition
A up to the maximum TID level procured.
1. Recommend transistion time for TXCLK In is 1.0 to 6.0 ns (figure 6).
2. Guaranteed by characterization.
3. Channel to channel skew is defined as the difference between TPPOS max limit and TPPOS minimum limit.
4. Guaranteed by design.
SYMBOL PARAMETER MIN MAX UNIT
LLHT2LVDS Low-to-High Transition Time (Figure 5) 1.5 ns
LHLT2LVDS High-to-Low Transition Time (Figure 5) 1.5 ns
TPPos02Transmitter Output Pulse Position for Bit 0 (Figure 13) -0.18 0.270 ns
TPPos12Transmitter Output Pulse Position for Bit 1(Figure 13) 1.72 2.17 ns
TPPos22Transmitter Output Pulse Position for Bit 2 (Figure 13) 3.63 4.08 ns
TPPos32Transmitter Output Pulse Position for Bit 3 (Figure 13) 5.53 5.98 ns
TPPos42Transmitter Output Pulse Position for Bit 4 (Figure 13) 7.44 7.89 ns
TPPos52Transmitter Output Pulse Position for Bit 5 (Figure 13) 9.34 9.79 ns
TPPos62Transmitter Output Pulse Position for Bit 6 (Figure 13) 11.25 11.70 ns
TCCS3Channel to Channel skew (Figure 7) 0.45 ns
TCIP TxCLK IN Period (Figure 8) 13.3 66.7 ns
TCIH4TxCLK IN High Time (Figure 8) 0.35Tcip 0.65Tcip ns
TCIL4TxCLK IN Low Time (Figure 8) 0.35Tcip 0.65Tcip ns
TSTC2TxIN Setup to TxCLK IN (Figure 8) 1.0
0.5 ns
THTC2TxIN Hold to TxCLK IN (Fig ure 8) 0.7
0.5 ns
TCCD TxCLK IN to TxCLK OUT Delay (Figure 9) 0.5 2.5 ns
TPLLS Transmitter Phase Lock Loop Set (Figure 10) 10 ms
TPDD Transmitter Powerdown Delay (Figure 12) 100 ns
f=75MHz
f=75MHz
f=75MHz
f=75MHz
f=75MHz
f=75MHz
f=75MHz
15MHz
75MHz
15MHz
75MHz
AC TIMING DIAGRAMS
TxCLK IN
TxIN
Figure 4. Test Pattern
80%
LLHT LHLT
Vdiff
Vdiff=(TxOUT+) - (TxOUT -)
20%
80%
20%
TxOUT+
100Ω
TxOUT-
5pF
Figure 5. UT54LVDS217 Output Load and Transition Times
90%
TCIT
10%
90%
10%
TXCLK IN TCIT
T
TxOUT0
TxOUT1
TxOUT2
TxCLK OUT
TCCS
Vdiff=
0V
TIME
Figure 7. UT54LVDS217 Channel-to-Channel Skew
TxCLK OUT Vdiff=
0V
TxCLK IN
TCCD
VDD/2
TCIL
TCIP
TCIH
TxCLK IN VDD/2
TSTC THTC
HOLD
SETUP
TxIN 0-20
Figure 8. UT54LVDS217 Setup/Hold and High/Low Times
Figure 9. UT54LVDS217 Clock-to-Clock Out Delay
Notes:
1. Measurements at VDIFF = 0V
2. TCCS measured between earliest and latest LVDS edges.
3. TxCLK Differential Low-High Edge.
Sample on L-H Edge
VDD/2 VDD/2
VDD/2 VDD/2
POWER DOWN
VDD TPLLS
TxCLK IN
TxCLK OUT /
RxCLK IN Vdiff =
OV
VDD/2
Figure 10. UT54LVDS217 Pha se Lock Loop Set Time
TxCLK OUT /
RxCLK IN
Previous Cycle Next Cycle
TxIN15-1 TxIN14-1 TxIN20 TxIN19 TxIN18 TxIN17 TxIN16 TxIN15 TxIN14
TxIN8-1 TxIN7-1 TxIN13 TxIN12 TxIN11 TxIN10 TxIN9 TxIN8 TxIN7
TxIN1-1 TxIN0-1 TxIN6 TxIN5 TxIN4 TxIN3 TxIN2 TxIN1 TxIN0
TxOUT2 /
RxIN2
TxOUT1 /
RxIN1
TxOUT0 /
RxIN0
Figure 11. UT54LVDS217 Parallel TTL Data Inputs Mapped to LVDS Outputs
VDD/2
VDD
VDD
POWER DOWN
TxCLK IN
TxOUT THREE-STATE
TPDD
Figure 12. Transmitter Powerdown Delay
TxCLK OUT /
Differential
Previous Cycle Next Cycle
TxIN15-1 TxIN14-1 TxIN20 TxIN19 TxIN18 TxIN17 TxIN16 TxIN15 TxIN14
TxIN8-1 TxIN7-1 TxIN13 TxIN12 TxIN11 TxIN10 TxIN9 TxIN8 TxIN7
TxIN1-1 TxIN0-1 TxIN6 TxIN5 TxIN4 TxIN3 TxIN2 TxIN1 TxIN0
TxOUT2 /
(Single ended)
TxOUT1 /
Single ended
TxOUT0 /
Single ended
TPPos0
TPPos1
TPPos2
TPPos3
TPPos4
TPPos5
TPPos6
Figure 13. LVDS Output Pulse Position Measurement
TCLK
VDD/2
Figure 14. Driver VOD and VOS Test Circuit or Equivalent Circuit
Generator Vos VoD
40pF
40pF
50
Ω
50
Ω
50
Ω
50
Ω
11
PACKAGING
Figure 15. 48-Lead Flatpack
1. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.
2. The lid is electrically connected to VSS.
3. Lead finishes are in accordance with MIL-PRF-38535.
4. Lead position and colanarity are not measured.
5. ID mark symbol is vendor option.
6. With solder, increase maximum by 0.003.
64
5
6
12
ORDERING INFORMATION
UT54LVDS217 Serializer:
UT 54LVDS217 - * * * * *
Device Type:
UT54LVDS217 Serializer
Access T i me:
Not applicable
Package Type:
(U) = 48-lead Flatpack (dual-in-line)
Screening:
(C) = HiRel Temperature Range flow
(P) = Prototype flow
Lead Finish:
(A) = Hot solder dipped
(C) = Gold
(X) = Factory option (gold or solder)
Notes:
1. Lead finish (A,C, or X) must be specified.
2. If an “X” is specified when ordering, then the part marking will match the lead finish and will be either “A” (solder) or “C” (gold).
3. Prototype flow per Aeroflex Manufacturing Flows Document. Tested at 25°C only . Lead finish is GOLD ONLY. Radiation neither
tested nor guaranteed.
4. HiRel T emperature Range flow per Aeroflex Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C.
Radiation neither tested nor guaranteed.
13
UT54LVDS217 Serializer: SMD
5962 - ** *
Federal Stoc k Class Designator: No Options
Total Dose
(R) = 1E5 rad(Si)
(F) = 3E5 rad(Si)
(G) = 5E5 rad(Si)
(H) = 1E6 rad(Si)
Drawing Number: 01534
Device Type
01 = 50MHz LVDS Serializer (contact factory)
02 = 75MHz LVDS Serializer
Class Designator:
(Q) = QML Class Q
(V) = QML Class V
Case Outline:
(X) = 48 lead Flatpack (dual-in-line)
Lead Finish:
(A) = Hot solder dipped
(C) = Gold
(X) = Factory Option (gold or solder)
01534 **
Notes:
1.Lead finish (A,C, or X) must be specifi ed.
2.If an “X” is specified when ordering, part marking will match the lead finish and will be either “A” (solder) or “C” (gold).
3.Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.
14
COLORADO
Toll Free: 800-645-8862
Fax: 719-594-8468
SE AND MID-ATLANTIC
Tel: 321-951-4164
Fax: 321-951-4254
INTERNATIONAL
Tel: 805-778-9229
Fax: 805-778-1980
WEST COAST
Tel: 949-362-2260
Fax: 949-362-2266
NORTHEAST
Tel: 603-888-3975
Fax: 603-888-4585
CENTRAL
Tel: 719-594-8017
Fax: 719-594-8468
www.aeroflex.com info-ams@aeroflex.com
Our passion for perform a nce is defined by three
attributes represented by the s e three icons:
solution-minde d, perform an c e-d riven and custom e r-focu sed
Aeroflex UTMC Microelectronic Systems Inc. (Aeroflex)
reserves the right to make changes to any products and
services herein at any time without notice. Consult Aeroflex
or an authorized sales representative to verify that the
information in this data sheet is current before using this
product. Aeroflex does not assume any responsibility or
liability arising out of the application or use of any product
or service described herein, except as expressly agreed to in
writing by Aeroflex; nor does the purchase, lease, or use of a
product or service from Aeroflex convey a license under any
patent rights, copyrights, trademark rights, or any other of the
intellectual rights of Aeroflex or of third parties.
Aeroflex Colordo Springs - Datasheet Definition
Advanced Datasheet - Product In Development
Preliminary Datasheet - Shipping Prototype
Datasheet - Shipping QML & Reduced Hi-Rel