BU9817FV
Multimedia ICs
4-channel temperature sensor IC for
PCs with I2C BUS interface
BU9817FV
The BU9817FV is a 4-channel, 8-bit, A / D converter / overvoltage detector that is perfect for temperature sensors with
built-in I2C BUS interfaces. The host can access the BU9817FV anytime for the voltage data.
!Applications
Notebook computers, desktop computers, household
electric appliances
!Features
1) By attaching a thermistor, a maximum four-channel
temperature sensor is possible.
2) Can set comparison voltages independently.
3) Built-in I2C BUS interface.
4) Detection level and operating mode settings are pro-
grammable.
5) Extremely low operating current perfect for portable
equipment.
6) Operating voltage of VDD = 3V to 5.5V.
!
!!
!Absolute maximum ratings (Ta = 25°C)
Parameter Symbol Limits Unit
Power supply voltage
Power dissipation
Operating temperature
Storage temperature
Voltage applied to pins
VDD
Pd
Topr
Tstg
VIN
7.0
350
– 15 ~ + 75
– 55 ~ +125
GND – 0.5 ~ VDD + 0.5
V
mW
˚C
˚C
V
* Reduced by 3.5mW for each increase in Ta of 1˚C over 25˚C.
!
!!
!Recommended operating conditions (Ta = 25°C)
Parameter Symbol UnitMax.Typ.Min.
Operating power supply voltage VDD 3.0 5.5V
Note) I2C BUS is a registered trademark philips.
BU9817FV
Multimedia ICs
!
!!
!Block diagram
I2C BUS Interface
Vdl
Register
Vul
Register
Pointer
Register Configuration
Register
Reset & Shutdown
Reset
Voltage
Hysteresis
Comparator
ADV
Register
Reset
Voltage
Hysteresis
Comparator
ADV
Register
Reset
Voltage
Hysteresis
Comparator
ADV
Register
Reset
Voltage
Hysteresis
Comparator
ADV
Register
8bit
A / D
Reset
Shutdown
Sel
Sel
14 VDD
13 STOPB
12
11
10
9
8
AD1
AD2
AD3
AD4
CLK
1
2
3
4
5
6
7
SDA
SCL
OD1
OD2
OD3
OD4
GND
BU9817FV
Multimedia ICs
!
!!
!Pin descriptions
Pin No. Pin name Function
1
2
3
4
5
6
7
8
9
10
11
12
13
14
SDA
SCL
OD1
OD2
OD3
OD4
GND
CLK
AD4
AD3
AD2
AD1
STOPB
VDD
I2C BUS Serial Data Line
I2C BUS Serial Clock Input
Open Drain Output 1
Open Drain Output 2
Open Drain Output 3
Open Drain Output 4
Ground
Clock for Logic Input
Analog-to-Digtal Converter Input 4
Analog-to-Digtal Converter Input 3
Analog-to-Digtal Converter Input 2
Analog-to-Digtal Converter Input 1
Reset & Power save mode set
Supply Voltage 3.0V to 5.5V
BU9817FV
Multimedia ICs
!
!!
!Input / output equivalent circuits
Pin. No Pin name Input / output circuits Function
1
2
7
8
3
4
5
6
SDA
SCL
GND
CLK
OD1
OD2
OD3
OD4
I
2
C BUS serial data input / output.
When only input address accords slave
address (BU9817FV's), register data is
inputted or outputted.
I
2
C BUS serial clock input.
Open-drain output corresponds to AD1 to
AD4 input.
Connect this pin a pull-up resister.
The pull-up resister should be above V
DD
/
4mA ().
Ground terminal.
Clock input for ADC block.
Input clock is 32.768kHz.
AD converter and voltage hysteresis
comparator use this clock to operate.
BU9817FV
Multimedia ICs
!
!!
!Input / output equivalent circuits
Pin. No Pin name Input / output circuits Function
13
14
9
10
11
12
STOPB
VDD
AD1
AD2
AD3
AD4
AD input.
Each channel is converted in order.
(AD1, AD2, AD3, AD4, AD1,AD2...)
Reset and power save mode setting.
High: Operation mode
Operation follows the setting of
configuration register.
Low : Reset & Power save mode
Reset the all internal circuit and stop
the ADC operation.
Go into power save mode.
Be sure to set STOPB pin low for initial
reset of the internal circuit, when the
BU9816FV is power up.
Power supply.
Supply voltage 3.0V to 5.5V.
BU9817FV
Multimedia ICs
!Electrical characteristics (unless otherwise noted, VDD = 5.0V, Ta = 25°C)
Parameter Symbol Min. Typ. Max. Unit Conditions
Circuit current (normal)
Circuit current
(shutdown / reset / STOPB)
Input high level voltage
Input low level voltage
Input high level current
Input low level current
Input capacity
Open drain output
low level voltage
SDA
output low level voltage
SDA
output fall time
STOPB
minimum pulse width
I
CC
I
CC
.sd
V
iH
V
iL
I
iH
I
iL
Ci
VoLod
VoLsda
tfsda
pwstopb
0.2
V
DD
× 0.7
0.5
1.0
0.0
0.0
10
0.75
1.0
V
DD
0.0
0.0
0.0
0.2
0.2
2.0
2.0
V
DD
+ 0.5
V
DD
× 0.3
1.0
10
0.6
0.6
250
mA
µA
V
V
µA
µA
pF
V
V
ns
µs
SDA, SCL = H
CLK = 32.768kHz
SDA, SCL = H
CLK = 32.768kHz
Mode setting or
STOPB = Low
loL = 4.0mA
loL = 6.0mA
CL = 400pF
loL = 6.0mA
A / D
STOPB minimum pulse width
AD resolution
Non-linearity error
Differential non-linearity error
1-channel conversion time
Input range
RES
Nle
Ndle
Tc
Ai
2
1
GND
8
305
2
1
V
DD
bits
LSB
LSB
µs
V
2 points connected
fCLK = 32.768kHz
V
DD
0.3V
DD
Minimum pulse width
GND
BU9817FV
Multimedia ICs
!Measurement circuit
AAA
NNNN
V
1.2k
V
1.2k
V
1.2k
V
1.2k
820
I
2
C BUS
Controller
820
820
A
V
A
820
V
1
2
3
4
5
6
7
14
13
12
11
10
9
8
32.768kHz
Fig.1
BU9817FV
Multimedia ICs
!Circuit operation
Explanation of operating mode
The asterisk can be either 0 or 1.
Conversion time is for fCLK = 32.768kHz.
These mode setting bits (bit 0 and bits 3 to 5) are common for each channel, the last setting of bits (bit0 and bits3 to 5) is
effective for all channels. Furthermore, bits 1 and 2 are independent and can be set for each channel.
Note: These parameters are reference values derived through calculations and are not guaranteed characteristic values.
Operating mode Configuration
register settings ADC operation
conversion interval Open drain
operation timing Register status Current
consumption (typ.)
Normal mode
Interval High mode
Interval Low mode
Shutdown mode
Reset mode
00000
∗∗
0b
00110
∗∗
0b
00100
∗∗
0b
00000
∗∗
1b
00
∗∗
1
∗∗∗
b
1.221ms
1 second intervals
4 second intervals
Stopped
Stopped
10th clock after
A / D conversion
10th clock after
A / D conversion
10th clock after
A / D conversion
Reset fixed at high
Hold status
Normal operation
Normal operation
Normal operation
Hold data
Data reset
0.75mA
Note: average
less than 3µA
Note: average
less than 2µA
Less than 1µA
Less than 1µA
Explanation of ADC / open drain operation
(Normal mode)
4ch 1ch 2ch 3ch 4ch 1ch 2ch 3ch 4ch 1ch
Tad = 1.221ms, 40 clock
10 clock
ADC operation
OD1
OD2
OD3
OD4
(Interval mode)
1ch 2ch 3ch 1ch 2ch 3ch4ch 1ch
Tc = 1.831ms, 60 clock
Tin = 1s, 4s
10 clock 10 clock 10 clock
ADC operation
OD1
OD2
OD3
OD4
BU9817FV
Multimedia ICs
!Circuit operation
Explanation of I2C BUS interface
Slave address
MSB LSB
1001111R / W
Parameter Symbol Min. Max. Unit
SCL clock frequency
Start condition hold time
Start condition setup time
Data setup time
Data hold time
Stop condition setup time
f SCL
t HD: STA
t SU: STA
t SU: DAT
t HD: DAT
t SU: STO
0
0.6
0.6
100
0
0.6
400
0.9
kHz
µs
µs
ns
µs
µs
Conforms to I
2
C BUS standards
SCL
SDA
SCL
SDA
(Stop conditions)
(Start conditions)
(Data conditions)
SCL
SDA
t SU: STA
t SU: DAT t HD: DAT
t SU: STO
t HD: STA
BU9817FV
Multimedia ICs
!Circuit operation
OD output voltage response diagram
Time
Read Read Read
∗∗
Vul
Vdl
OD Output
(Comparator Mode)
OD Output
(Interrupt Mode)
AD pin voltage waveform
(Example: open-drain output is set active low)
* Note: Resetting OD output under interrupt mode occurs at only shutdown mode or reset mode or STOPB or when data
read generated from host. Except for these cases, OD output is kept setting.
BU9817FV
Multimedia ICs
!Circuit operation
Register structure
I
2
C BUS
Interface Pointer
Register
(Register select)
SDA
SCL
1ch Configuration Register
1ch Vdl Register
1ch Vul Register
1ch ADV Register
2ch Configuration Register
2ch Vdl Register
2ch Vul Register
2ch ADV Register
3ch Configuration Register
3ch Vdl Register
3ch Vul Register
3ch ADV Register
4ch Configuration Register
4ch Vdl Register
4ch Vul Register
4ch ADV Register
I2C Bus data structure
(1) Write Mode
S Address W
AAPointer reg. Byte Write Data Byte A P
(2) Read Mode
1) Pointer register set
S Address W
A
AAPointer reg. Byte
Sr Address ARPRead Data Byte
2) Preset pointer register
S Address A
ARPRead Data Byte
S: Start condition
P: Stop condition
Sr: Restart condition
A: acknowledge
A: acknowledge bar
BU9817FV
Multimedia ICs
Mode settings table 1 / 2
(1) Pointer register (selects which registers will be read from or written to)
D7 D6
00
D5
0
D4
0
D3
D3 D2 Channel
0
0
1
1
0
1
0
1
Channel 1
Channel 2
Channel 3
Channel 4
Channel Select
D2 D1
Register Select
D0
D4 to D7: These bits are used for test mode and must be kept zero for normal operation.
Channel Select
Register Select
D1 D0 Register
0
0
1
1
0
1
0
1
ADV Register (Read only) (Power on Reset default)
Configuration Register (Read / Write)
Vdl Register (Read / Write)
Vul Register (Read / Write)
(2) ADV Register (Read only)
Channel D7 D6 D5 D4 D3 D2 D1 D0
MSB
MSB
MSB
MSB
bit6
bit6
bit6
bit6
bit5
bit5
bit5
bit5
bit4
bit4
bit4
bit4
bit3
bit3
bit3
bit3
bit2
bit2
bit2
bit2
bit1
bit1
bit1
bit1
LSB
LSB
LSB
LSB
1 ch
2 ch
3 ch
4 ch
D0 to D7: Voltage data
The defaults for the power-on-reset and reset modes are 1 for all bits.
(3) Configuration Register (Read / Write)
Channel D7 D6 D5 D4 D3 D2 D1 D0
1 ch
2 ch
3 ch
4 ch
The defaults for the power-on-reset and reset modes are 0 for all bits.
0
0
0
0
0
0
0
0
Comp. / Int.
Comp. / Int.
Comp. / Int.
Comp. / Int.
Interval
Mode Interval
Speed Reset Shutdown
Opendrain
Polarity
Opendrain
Polarity
Opendrain
Polarity
Opendrain
Polarity
BU9817FV
Multimedia ICs
Mode settings table 2 / 2
D0 : Shutdown
0 - Operation mode.
“1” - The BU9817FV stops A / D operation and goes into low power shutdown mode.
D0 bit of each channel is common bit.
D1 : Comparator / Interrupt mode
0 - Comparator mode.
1 - Interrupt mode.
D2 : Open Drain Polarity
0 - active low.
1 - active high.
D3 : Reset
0 - Operation mode.
“1” - Reset any bits except D3 bit of the configuration register, any registers, the A / D converter, and the
voltage hysteresis comparator.
D3 bit of each channel is common bit.
D4 : Interval Speed
Set the conversion cycle time of the 8bit A / D and the voltage hysteresis comparator when D5 bit (Interval
Mode) is 1.
0 - conversion cycle time is 4s.
1 - conversion cycle time is 1s.
D4 bit of each channel is common bit.
D5 : Interval Mode
“0- normal mode.
1 - Interval mode.
D5 bit of each channel is common bit.
(4) Vul and Vdl Register (Read / Write)
Channel D7 D6 D5 D4 D3 D2 D1 D0
MSB
MSB
MSB
MSB
bit6
bit6
bit6
bit6
bit5
bit5
bit5
bit5
bit4
bit4
bit4
bit4
bit3
bit3
bit3
bit3
bit2
bit2
bit2
bit2
bit1
bit1
bit1
bit1
LSB
LSB
LSB
LSB
1 ch
2 ch
3 ch
4 ch
D0 to D7: Voltage limit data of Vul and Vdl.
Default after power on reset and reset mode is Vul = 80h, Vdl = 66h.
BU9817FV
Multimedia ICs
!
!!
!Application example
Thermal Zone
RTH
V
DD
SDA
SCL
RS
AD1 Input
Thermal Zone
RTH
V
DD
RS
AD2 Input
OD1 Output
OD2 Output
OD3 Output
OD4 Output
AD3 Input
AD4 Input
CLK Input (fCLK = 32.768kHz)
RTH: NTC Thermistor
From system
controller
1
2
3
4
5
6
14
V
DD
13
12
11
10
9
78
STOPB Input (From Reset IC)
Power on Reset
Fig.2
BU9817FV
Multimedia ICs
!
!!
!Explanation for external components
(1) AD input pin (example when used as a temperature sensor)
To the AD input pin, input a voltage with divided resistance from a resistor and NTC thermistor. For the sensor to
measure the temperature, the NTC thermistor is used. The thermistor is a p-type semiconductor and as the temperature
increases, the resistance value becomes lower. In other words, the resistance temperature coefficient is negative,
and so the AD input pin voltage temperature characteristics are also negative.
V
CC
ADx
BU9817FV
Put nearby BU9817FV
Put nearby measured object
GND is required common and stability.
NTC thermistor
!
!!
!External dimensions (Units : mm)
SSOP-B14
0.1
0.22 ± 0.1
0.65
8
7
14
1
6.4 ± 0.3
4.4 ± 0.2
5.0 ± 0.2
1.15 ± 0.1
0.15 ± 0.1
0.3Min.
0.1
Appendix
Appendix1-Rev1.0
The products listed in this document are designed to be used with ordinary electronic equipment or devices
(such as audio visual equipment, office-automation equipment, communications devices, electrical
appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level of
reliability and the malfunction of with would directly endanger human life (such as medical instruments,
transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other
safety devices), please be sure to consult with our sales representative in advance.
Notes
No technical content pages of this document may be reproduced in any form or transmitted by any
means without prior permission of ROHM CO.,LTD.
The contents described herein are subject to change without notice. The specifications for the
product described in this document are for reference only. Upon actual use, therefore, please request
that specifications to be separately delivered.
Application circuit diagrams and circuit constants contained herein are shown as examples of standard
use and operation. Please pay careful attention to the peripheral conditions when designing circuits
and deciding upon circuit constants in the set.
Any data, including, but not limited to application circuit diagrams information, described herein
are intended only as illustrations of such devices and not as the specifications for such devices. ROHM
CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any
third party's intellectual property rights or other proprietary rights, and further, assumes no liability of
whatsoever nature in the event of any such infringement, or arising from or connected with or related
to the use of such devices.
Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
otherwise dispose of the same, no express or implied right or license to practice or commercially
exploit any intellectual property rights or other proprietary rights owned or controlled by
ROHM CO., LTD. is granted to any such buyer.
Products listed in this document use silicon as a basic material.
Products listed in this document are no antiradiation design.
About Export Control Order in Japan
Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control
Order in Japan.
In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause)
on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.