Obsolete Product(s) - Obsolete Product(s)
5 Op eration Descr iption VIPer20-E/DIP-E
12/31
As soon as the power goes below this limit, the auxiliary secondary voltage starts to increase
abov e the 13V regulation level , forcin g the output voltage of the transconductance amplifier to
low state (VCOMP < VCOMPth). This s ituation leads to the shutdown mode where the power
switch is maintained in the Of f state, resulti ng in missing cycles and zero duty cycle. As soon as
VDD gets back to the regulation level and the VCOMPth threshold is reached, the device
operates again. The above cycle repeats indefinitely, providing a burst mode of which the
effective duty cycle is much lower than the minimum one when in normal operation. The
equivalent switching frequenc y is also lower than t he norm al one, leading to a reduced
consumption on the input main supply lines. This mode of operation allows the VIPer20-E to
meet the new Ge rman "B lue Angel" Norm with less than 1W total power con su mption for the
system when working in stand-by mode. The output voltage remains regulated around the
normal level, wit h a low frequency ri pple corresponding to the burst mode. The amplitude of this
ripple is low, because of the output capa citors and low output current drawn in such
con ditions. The normal operat ion resum es automat ically when the power gets back to higher
levels than PSTBY.
5.3 High Voltage Start-up Curren t Suorce
An integrated high voltage current source provide s a bias current from the DRAIN pin during
the start -up phase. This current is partially absorbed by internal control circuits which are
placed into a standby mode with reduced consumption and also provided to the external
capacitor connec ted to t he VDD pin. As soon as t he volt age on t his pi n reaches the high v oltage
threshold VDDon of the UVLO logic, the device becomes active mode and start s switching. The
start-up current generator is switched off, and the converter should normally provide the
needed c urrent on the VDD pin through t he auxiliary winding of the transformer, as shown on
(see Figure 11).
In case there are abnormal conditions where the auxiliary winding is unable to provide the low
vol tage supply current to the VDD pin (i.e. short circuit on the output of the converter), the
external capacitor discharges to the low threshold voltage VDDoff of the UVLO logic, and the
device goes back to the inactive state where the internal circuits are in standby mode and the
start-up current source is activated. The converter enters a endless start- up cycle, with a start-
up duty cycle defined by t he ratio of charging c urrent towards discharging when the VIPer20-E
tries to start. This rati o is fixed by design to 2A to 15A, which gives a 12 % start-up duty cycle
w hile the power dissipation at start-up is approxima tely 0.6W, for a 230Vrms input vol tage.
This low value start-up duty cycle prevents the application of stress to the ou tput rectifiers as
well as the transformer when a short circuit occurs.
The exter nal capacitor C VDD on the VDD pin must be sized according t o the time needed by the
con verter to start up, when the device starts swit ching. This time tSS depends on many
parameters, amo ng which transforme r desig n, output capacitors, soft start feature, and
compensation network implemented on the COMP pin. The following formula c an be used for
defi ning the minimu m capacitor needed:
where:
IDD is the consumption current on the VDD pin when switching. Refer to specified IDD1 and IDD2
val ues.
tSS is the start up time of the converter when the device begins to switch. Worst case is
generally at full load.
CVDD
IDDtSS
VDDhyst
-------------------->