8-Bit, High Speed, Multiplying D/A Converter
(Universal Digital Logic Interface)
DAC08
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.
FEATURES
Fast settling output current: 85 ns
Full-scale current prematched to ±1 LSB
Direct interface to TTL, CMOS, ECL, HTL, PMOS
Nonlinearity to 0.1% maximum over temperature range
High output impedance and compliance: −10 V to +18 V
Complementary current outputs
Wide range multiplying capability: 1 MHz bandwidth
Low FS current drift: ±10 ppm/°C
Wide power supply range: ±4.5 V to ±18 V
Low power consumption: 33 mW @ ±5 V
Low cost
GENERAL DESCRIPTION
The DAC08 series of 8-bit monolithic digital-to-analog convert-
ers provide very high speed performance coupled with low cost
and outstanding applications flexibility.
Advanced circuit design achieves 85 ns settling times with very
low “glitch” energy and at low power consumption. Monotonic
multiplying performance is attained over a wide 20-to-1
reference current range. Matching to within 1 LSB between
reference and full-scale currents eliminates the need for full-
scale trimming in most applications. Direct interface to all
popular logic families with full noise immunity is provided by
the high swing, adjustable threshold logic input.
High voltage compliance complementary current outputs are
provided, increasing versatility and enabling differential
operation to effectively double the peak-to-peak output swing.
In many applications, the outputs can be directly converted to
voltage without the need for an external op amp. All DAC08
series models guarantee full 8-bit monotonicity, and nonlineari-
ties as tight as ±0.1% over the entire operating temperature
range are available. Device performance is essentially unchanged
over the ±4.5 V to ±18 V power supply range, with 33 mW
power consumption attainable at ±5 V supplies.
The compact size and low power consumption make the DAC08
attractive for portable and military/aerospace applications;
devices processed to MIL-STD-883, Level B are available.
DAC08 applications include 8-bit, 1 µs A/D converters, servo
motor and pen drivers, waveform generators, audio encoders
and attenuators, analog meter drivers, programmable power
supplies, LCD display drivers, high speed modems, and other
applications where low cost, high speed, and complete
input/output versatility are required.
FUNCTIONAL BLOCK DIAGRAM
00268-C-001
V
REF
(+) 14
15
V+ V
LC
(MSB)
B1 B2 B3 B4 B5 B6 B7 (LSB)
B8
13 1 5 6 7 8 9 10 11 12
V–COMP
316
4
2
I
OUT
I
OUT
BIAS
NETWORK
CURRENT
SWITCHES
V
REF
(–)
REFERENCE
AMPLIFIER
DAC08
Figure 1.
DAC08
Rev. C | Page 2 of 20
TABLE OF CONTENTS
Specifications..................................................................................... 3
Electrical Characteristics............................................................. 3
Typical Electrical Characteristics ............................................... 4
Absolute Maximum Ratings............................................................ 5
ESD Caution.................................................................................. 5
Pin Connections ............................................................................... 6
Test and Burn-In Circuits................................................................ 7
Typical Performance Characteristics ............................................. 8
Basic Connections .......................................................................... 11
Application Information................................................................ 13
Reference Amplifier Setup ........................................................ 13
Reference Amplifier Compensation for Multiplying
Applications ................................................................................ 13
Logic Inputs................................................................................. 13
Analog Output Currents ........................................................... 14
Power Supplies ............................................................................ 14
Temperature Performance......................................................... 14
Multiplying Operation............................................................... 14
Settling Time............................................................................... 14
ADI Current Output DACs........................................................... 16
Outline Dimensions ....................................................................... 17
Ordering Guide .......................................................................... 18
REVISION HISTORY
11/04—Rev. B to Rev. C
Changed SO to SOIC .........................................................Universal
Removed DIE......................................................................Universal
Changes to Figure 30, Figure 31, Figure 32................................. 12
Change to Figure 33 ....................................................................... 15
Added Table 4.................................................................................. 16
Updated Outline Dimensions....................................................... 17
Changes to Ordering Guide .......................................................... 18
2/02—Rev. A to Rev. B
Edits to SPECIFICATIONS............................................................. 2
Edits to ABSOLUTE MAXIMUM RATING ................................ 3
Edits to ORDERING GUIDE.......................................................... 3
Edits to WAFER TEST LIMITS...................................................... 5
Edit to Figure 13 ............................................................................... 8
Edits to Figures 14 and 15 ............................................................... 9
DAC08
Rev. C | Page 3 of 20
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
VS = ±15 V, IREF = 2.0 mA, –55°C ≤ TA ≤ +125°C for DAC08/DAC08A, 0°C ≤ TA ≤ +70°C for DAC08E and DAC08H, −40°C to +85°C for
DAC08C, unless otherwise noted. Output characteristics refer to both IOUT and IOUT.
Table 1.
DAC08A/DAC08H DAC08E DAC08C
Parameter Symbol Conditions Min Typ Max Min Typ Max Min Typ Max Unit
Resolution 8 8 8 Bits
Monotonicity 8 8 8 Bits
Nonlinearity NL ±0.1 ±0.19 ±0.39 %FS
Settling Time tSTo ±1/2 LSB, all bits
switched on or off,
TA = 25°C1
85 135 85 150 85 150 ns
Propagation Delay
Each Bit tPLH TA = 25°C1 35 60 35 60 35 60 ns
All Bits Switched tPHL 35 60 35 60 35 60 ns
Full-Scale Tempco1 TCIFS ±10 ±50 ±10 ±80 ±10 ±80 ppm/°C
DAC08E ±50
Output Voltage
Compliance VOC Full-scale current
(True Compliance) Change <1/2 LSB, ROUT >
20 MΩ typ
−10 +18 −10 +18 –10 +18 V
Full Range Current IFR4 VREF = 10.000 V R14, R15 =
5.000 kΩ TA = 25°C
1.984 1.992 2.000 1.94 1.99 2.04 1.94 1.99 2.04 mA
Full Range Symmetry IFRS IFR4 − IFR2 ±0.5 ±4 ±1 ±8 ±2 ±16 µA
Zero-Scale Current IZS 0.1 1 0.2 2 0.2 4 µA
Output Current
Range
IOR1 R14, R15 = 5.000 kΩ 2.1 2.1 2.1 mA
I
OR2 VREF = +15.0 V,
V− = −10 V
V
REF = +25.0 V, 4.2 4.2 4.2 mA
V− = −12 V
Output Current
Noise
I
REF = 2 mA 25 25 25 nA
Logic Input Levels
Logic 0 VIL VLC = 0 V 0.8 0.8 0.8 V
Logic 1 VIL 2 2 2 V
Logic Input Current VLC = 0 V
Logic 0 IIL VIN = −10 V to +0.8 V −2 −10 −2 −10 −2 −10 µA
Logic 1 IIH VIN = 2.0 V to 18 V 0.002 10 0.002 10 0.002 10 µA
Logic Input Swing VIS V− = −15 V −10 +18 −10 +18 −10 +18 V
Logic Threshold
Range
VTHR VS = ±15 V1 −10 +13.5 −10 +13.5 −10 +13.5 V
Reference Bias
Current
I15 −1 −3 −1 −3 −1 −3 µA
Reference Input dI/dt REQ = 200 Ω 4 8 4 8 4 8 mA/µs
Slew Rate RL = 100 Ω
C
C = 0 pF. See Figure 7.1
Power Supply
Sensitivity
PSSIFS+ V+ = 4.5 V to 18 V ±0.0003 ±0.01 ±0.0003 ±0.01 ±0.0003 ±0.01 %∆IO/%∆V+
PSSIFS– V− = −4.5 V to −18 V ±0.002 ±0.01 ±0.002 ±0.01 ±0.002 ±0.01 %∆IO/%∆V−
I
REF = 1.0 mA
DAC08
Rev. C | Page 4 of 20
DAC08A/DAC08H DAC08E DAC08C
Parameter Symbol Conditions Min Typ Max Min Typ Max Min Typ Max Unit
Power Supply Current I+ VS = ±5 V, IREF = 1.0 mA 2.3 3.8 2.3 3.8 2.3 3.8 mA
I− −4.3 −5.8 −4.3 −5.8 −4.3 −5.8 mA
I+ VS = +5 V, −15 V, 2.4 3.8 2.4 3.8 2.4 3.8 mA
I− IREF = 2.0 mA −6.4 −7.8 −6.4 −7.8 −6.4 −7.8 mA
I+ VS = ±15 V, 2.5 3.8 2.5 3.8 2.5 3.8 mA
I− IREF = 2.0 mA −6.5 −7.8 −6.5 −7.8 −6.5 −7.8 mA
Power Dissipation PD±5 V, IREF = 1.0 mA +5 V,
−15 V,
33 48 33 48 33 48 mW
I
REF = 2.0 mA ±15 V, IREF =
2.0 mA
108 136 103 136 108 136 mW
135 174 135 174 135 174 mW
1 Guaranteed by design.
TYPICAL ELECTRICAL CHARACTERISTICS
VS = ±15 V, and IREF = 2.0 mA, unless otherwise noted. Output characteristics apply to both IOUT and IOUT.
Table 2.
Parameter Symbol Conditions All Grades Typical Unit
Reference Input Slew Rate dI/dt 8 mA/µs
Propagation Delay tPLH, tPHL TA = 25°C, any bit 35 ns
Settling Time tSTo ±1/2 LSB, all bits switched on or
off, TA = 25°C
85 ns
DAC08
Rev. C | Page 5 of 20
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter Rating
Operating Temperature
DAC08AQ, DAC08Q −55°C to +125°C
DAC08HQ, DAC08EQ, DAC08CQ,
DAC08HP, DAC08EP
0°C to +70°C
DAC08CP, DAC08CS −40°C to +85°C
Junction Temperature (TJ) −65°C to +150°C
Storage Temperature Q Package −65°C to +150°C
Storage Temperature P Package −65°C to +125°C
Lead Temperature (Soldering, 60 sec) 300°C
V+ Supply to V− Supply 36 V
Logic Inputs V− to V− + 36 V
VLC V− to V+
Analog Current Outputs (at VS− = 15 V) 4.25 mA
Reference Input (V14 to V15) V− to V+
Reference Input Differential Voltage
(V14 to V15) ±18 V
Reference Input Current (I14) 5.0 mA
Package Type θJA1θJC Unit
16-Lead CERDIP (Q) 100 16 °C/W
16-Lead PDIP (P) 82 39 °C/W
20-Terminal LCC (RC) 76 36 °C/W
16-Lead SOIC (S) 111 35 °C/W
1 θJA is specified for worst-case mounting conditions, that is, θJA is specified for
device in socket for CERDIP, PDIP, and LCC packages; θJA is specified for
device soldered to printed circuit board for SOIC package.
Stresses greater than those listed under Absolute Maximum
Ratings may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
DAC08
Rev. C | Page 6 of 20
PIN CONNECTIONS
00268-C-002
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
V
LC
V–
I
OUT
(MSB) B1
B2
B3
B4
COMP
V
REF
(–)
V
REF
(+)
V+
B8 (LSB)
B7
B6
B5
DAC08
TOP VIEW
(Not To Scale)
I
OUT
00268-C-003
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
V+
V
REF
(+)
V
REF
(–)
COMP
V
LC
V–
I
OUT
B8 (LSB)
B7
B6
B5
B4
B3
B2
B1 (MSB)
DAC08
TOP VIEW
(Not To Scale)
I
OUT
00268-C-004
4
5
6
7
8
18
17
16
15
14
20 19123
910 11 12 13
V
REF
(+)
B3
V
LC
NC
V
REF
(–)
NC = NO CONNECT
COMP
V+
NC
B7
I
OUT
V–
I
OUT
NC
(MSB) B1
B2
B4
NC
B5
B6
B8 (LSB)
DAC08
TOP VIEW
(Not To Scale)
Figure 2. 16-Lead Dual In-Line Package
(Q and P Suffixes)
Figure 3. 16-Lead SOIC
(S Suffix)
Figure 4. DAC08RC/883 20-Lead LCC
(RC Suffix)
DAC08
Rev. C | Page 7 of 20
TEST AND BURN-IN CIRCUITS
00268-C-006
0V
TYPICALVALUES:
R
IN
=5kΩ
+V
IN
=10V
4
2
14
15 16
OPTIONAL RESISTOR
FOR OFFSET INPUTS R
L
R
L
R
REF
+V
REF
R
IN
200Ω
R
P
NO CAP
R
EQ
≈
Figure 5. Pulsed Reference Operation
00268-C-007
16 15 14 13 12 11 10 9
DAC08
C1 R1
C2 +18V
C3
R1 = 9kΩ
C1 = 0.001µF
C2, C3 = 0.01µF
–18V MIN
12345678
Figure 6. Burn-In Circuit
DAC08
Rev. C | Page 8 of 20
TYPICAL PERFORMANCE CHARACTERISTICS
00268-C-008
2.5V
0.5V
–0.5mA
I
OUT
–2.5mA
200ns/DIVISION
R
EQ
≈ 200Ω
R
L
= 100Ω
C
C
= 0
1V
100mV 200ns
Figure 7. Fast Pulsed Reference Operation
00268-C-009
0mA
1.0mA
2.0mA
(0000|0000) (1111|1111)
I
REF
= 2mA
I
OUT
I
OUT
Figure 8. True and Complementary Output Operation
00268-C-010
50ns/DIVISION
100mV
2V
50ns
5mV
2.4V
0.4V
0V
8µA
0
Figure 9. LSB Switching
00268-C-011
SETTLINGTIMEFIXTURE
I
FS
=2mA,R
L
=1kΩ
1/2LSB=4µA
50ns/DIVISION
ALL BITS SWITCHED ON
10mV 50ns
1V
2.4V
0.4V
–1/2LSB
0V
+1/2LSB
OUTPUT
SETTLING
Figure 10. Full-Scale Settling Time
00268-C-012
IREF, REFERENCE CURRENT (mA)
IFS, OUTPUT CURRENT (mA)
5
0
4
3
2
1
012345
TA = TMIN TO TMAX
ALL BITS HIGH
LIMIT FOR
V– = –5V
LIMIT FOR
V– = –15V
Figure 11. Full-Scale Current vs. Reference Current
00268-C-013
IFS, OUTPUT FULL-SCALE CURRENT (mA)
PROPAGATION DELAY (ns)
500
400
300
200
100
00.005 0.02 0.10 0.50 2.00
1LSB = 7.8µA
1LSB = 61nA
10.000.01 0.05 0.20 1.00 5.00
Figure 12. LSB Propagation Delay vs. IFS
DAC08
Rev. C | Page 9 of 20
00268-C-014
FREQUENCY (MHz)
RELATIVE OUTPUT (dB)
10
0.1
8
6
4
2
–14 0.2 0.5 1.0 2.0 10.0
2
0
–2
–4
–6
–8
–10
–12
1
5.0
R14 = R15 = 1kΩ
RL
≤
500V
ALL BITS ON
VR15 = 0V
CC = 15pF, VIN = 2.0V p-p
CENTERED AT +1.0V
LARGE SIGNAL
CC = 15pF, VIN = 50mV p-p
CENTERED AT +200mV
SMALL SIGNAL
Figure 13. Reference Input Frequency Response
00268-C-015
V
15
, REFERENCE COMMON-MODE VOLTAGE (V)
OUTPUT CURRENT (mA)
4.0
–14
3.6
3.2
2.8
2.4
018
2.0
1.6
1.2
0.8
0.4
–10 –6
T
A
= T
MIN
TO T
MAX
NOTE: POSITIVE COMMON-MODE
RANGE IS ALWAYS (V+) –1.5V
I
REF
= 2mA
V– = –15V V– = –5V V+ = +15V
ALL BITS ON
I
REF
= 1mA
I
REF
= 0.2mA
–2 2 6 10 14
Figure 14. Reference Amp Common-Mode Range
00268-C-016
LOGIC INPUT VOLTAGE (V)
LOGIC INPUT (µA)
10
–12
8
6
0
4
2
–8–40 481216
Figure 15. Logic Input Current vs. Input Voltage
00268-C-017
TEMPERATURE (°C)
V
TH
–V
LC
(V)
2.0
–50
1.6
1.2
0
0.8
0.4
0 50 100 150
Figure 16. VTH − VLC vs. Temperature
00268-C-018
OUTPUTVOLTAGE(V)
OUTPUT CURRENT (mA)
4.0
–14
3.6
3.2
2.8
2.4
018
2.0
1.6
1.2
0.8
0.4
–10 –6
T
A
= T
MIN
TO T
MAX
I
REF
= 1mA
I
REF
= 0.2mA
–2 2 6 10 14
V– = –15V V– = –5V I
REF
= 2mA
ALL BITS ON
Figure 17. Output Current vs. Output Voltage (Output Voltage Compliance)
00268-C-019
TEMPERATURE (°C)
OUTPUT VOLTAGE (V)
28
24
20
16
12
–12
8
4
0
–4
–8
–50 0 50 100 150
SHADED AREA INDICATES PERMISSIBLE
OUTPUT VOLTAGE RANGE FOR V– = –15V.
I
REF
≤
2.0mA.
FOR OTHER V– OR I
REF
,
SEE OUTPUT CURRENT VS. OUTPUT
VOLTAGE CURVE.
Figure 18. Output Voltage Compliance vs. Temperature
DAC08
Rev. C | Page 10 of 20
00268-C-020
LOGIC INPUT VOLTAGE (V)
OUTPUT CURRENT (mA)
1.8
1.6
1.4
1.2
0
1.0
0.8
0.6
0.4
0.2
–12 0 4 8 16–8
B4 B5
–4 12
B3
B1
V– = –5V
V– = –15V
B2
I
REF
= 2.0mA
NOTE:
B1 THROUGH B8 HAVE IDENTICAL TRANSFER
CHARACTERISTICS. BITS ARE FULLY SWITCHED WITH LESS
THAN 1/2 LSB ERROR, AT LESS THAN ±100mV FROM ACTUAL
THRESHOLD. THESE SWITCHING POINTS ARE GUARANTEED
TO LIE BETWEEN 0.8V AND 2.0V OVER THE OPERATING
TEMPERATURE RANGE (V
LC
= 0.0V).
Figure 19. Bit Transfer Characteristics
00268-C-021
V+, POSITIVE POWER SUPPLY (V dc)
POWER SUPPLY CURRENT (mA)
10
8
7
6
0
5
4
3
2
1
2
9
4 6 8 12 14 16 18
I–
I+
ALL BITS HIGH OR LOW
01020
20
Figure 20. Power Supply vs. V+
00268-C-022
V–, NEGATIVE POWER SUPPLY (V dc)
POWER SUPPLY CURRENT (mA)
10
8
7
6
0
5
4
3
2
1
0––2
9
–4 –6 –8 –10 –12 –14 –16 –18
I+
BITS MAY BE HIGH OR LOW
I– WITH I
REF
= 2mA
I– WITH I
REF
= 1mA
I– WITH I
REF
= 0.2mA
Figure 21. Power Supply Current vs. V−
00268-C-023
TEMPERATURE (°C)
POWER SUPPLY CURRENT (mA)
10
9
8
7
6
0
5
4
3
2
1
–50 0 50 100 150
I–
I+
ALL BITS HIGH OR LOW
I
REF
= 2.0mA
V+ = +15V
V– = –15V
Figure 22. Power Supply Current vs. Temperature
DAC08
Rev. C | Page 11 of 20
BASIC CONNECTIONS
00268-C-024
+V
REF
R
REF
I
IN
R
IN
V
IN
14
15
R15
(OPTIONAL)
HIGH INPUT
IMPEDANCE
+V
REF
MUST BE ABOVE PEAK POSITIVE SWING OF V
IN
R
REF
≈R15
I
REF
≥PEAK NEGATIVE SWING OF I
IN
I
REF
R
REF
V
IN
+V
REF
14
15
14
15
Figure 23. Accommodating Bipolar References
00268-C-025
R15
I
REF
FOR FIXED REFERENCE,
TTL OPERATION,
TYPICAL VALUES ARE:
V
REF
= 10.000V
R
REF
= 5.000kΩ
R15 = R
REF
C
C
= 0.01µF
V
LC
= 0V (GROUND)
MSB
B1B2 B3B4 B5 B6B7
LSB
B8
V–
C
C
COMP
0.1µF
V– V+
V
LC
I
O
V+
V
REF
(+)
+V
REF
R
REF
(R14) V
REF
(–)
14
15
4
2
56789101112
316131 I
O
0.1µF
I
FR
=
×
I
O
+ I
O
= I
FR
FOR
A
LL LOGIC STATES
+V
REF
R
REF
255
256
Figure 24. Basic Positive Reference Operation
00268-C-026
I
REF
= 2.000mA
MSB
B1 B2 B3 B4 B5 B6 B7LSB
B8
5.000kΩ
E
O
E
O
5.000kΩ
4
2
I
O
I
O
14
FULL RANGE
HALF SCALE +LSB
HALF SCALE
HALF SCALE –LSB
ZERO SCALE +LSB
ZERO SCALE
B1
1
1
1
0
0
0
B2
1
0
0
1
0
0
B3
1
0
0
1
0
0
B4
1
0
0
1
0
0
B5
1
1
1
0
0
0
B6
1
0
0
1
0
0
B7
1
0
0
1
0
0
B8
1
1
0
1
1
0
I
O
1.992
1.008
1.000
0.992
0.008
0.000
I
O
0.000
0.984
0.992
1.000
1.984
1.992
E
O
–9.960
–5.040
–5.000
–4.960
–0.040
0.000
E
O
–0.000
–4.920
–4.960
–5.000
–9.920
–9.960
Figure 25. Basic Unipolar Negative Operation
00268-C-027
IREF = 2.000mA
MSB
B1 B2 B3 B4 B5 B6 B7LSB
B8
10V
10kΩ10kΩ
EO
EO
4
2
IO
IO
14
POS. FULL RANGE
POS. FULL RANGE –LSB
ZERO SCALE +LSB
ZERO SCALE
ZERO SCALE –LSB
NEG. FULL SCALE +LSB
NEG. FULL SCALE
B1
1
1
1
1
0
0
0
B2
1
1
0
0
1
0
0
B3
1
1
0
0
1
0
0
B4
1
1
0
0
1
0
0
B5
1
1
0
0
1
0
0
B6
1
1
0
0
1
0
0
B7
1
1
0
0
1
0
0
B8
1
0
1
0
1
1
0
EO
–9.920
–9.840
–0.080
0.000
+0.080
+9.920
+10.000
EO
+10.000
+9.920
+0.160
+0.080
0.000
–9.840
–9.920
Figure 26. Basic Bipolar Output Operation
00268-C-028
APPROX
5kΩ
≈1V
I
REF
(+) ≈2mA
39kΩ
10kΩ
POT
LOW T.C.
4.5kΩ
V
REF
10V 14
15
Figure 27. Recommended Full-Scale Adjustment Circuit
00268-C-029
R
REF
I
O
I
O
R15
–V
REF
I
FS
≈–V
REF
R
REF
NOTE
R
REF
SETS I
FS
; R15 IS FOR
BIAS CURRENT CANCELLATION.
14
15
4
2
Figure 28. Basic Negative Reference Operation
DAC08
Rev. C | Page 12 of 20
00268-C-030
E
O
*OR ADR01
4
26
5
10kΩ
+15V –15V –15V
+15V
5.0kΩ
15V MSB
B1 B2 B3 B4 B5 B6 B7LSB
B8
5.000kΩ
5.0kΩ
POS. FULL RANGE
ZERO SCALE
NEG. FULL SCALE +1LSB
NEG. FULL SCALE
B1
1
1
0
0
B2
1
0
0
0
B3
1
0
0
0
B4
1
0
0
0
B5
1
1
0
0
B6
1
0
0
0
B7
1
0
0
0
B8
1
0
1
0
E
O
+4.960
0.000
–4.960
–5.000
10V
REF01*
V
O
–V
4
2
I
O
I
O
V+ C
C
V
LC
AD8671
Figure 29. Offset Binary Operation
00268-C-031
I
O
R
L
I
O
E
O
0 TO –I
FR
×
R
L
I
FR
= I
REF
255
256
4
2AD8671
FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC)
.
CONNECT INVERTING INPUT OF OP AMP TO I
O
(PIN 2): CONNECT I
O
(PIN 4)
TO GROUND.
Figure 30. Positive Low Impedance Output Operation
00268-C-032
I
O
R
L
I
O
E
O
0 TO –I
FR ×
R
L
I
FR
= I
REF
255
256
4
2
AD8671
FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC)
.
CONNECT NONINVERTING INPUT OF OP AMP TO I
O
(PIN 2): CONNECT I
O
(PIN 4)
T
O GROUND.
Figure 31. Negative Low Impedance Output Operation
00268-C-033
1
TTL, DTL,
V
TH
=1.4V
15V
9.1k
Ω
6.2k
Ω
0.1
µ
F
V
LC
13k
Ω
39k
Ω
ECL
"A"
3k
Ω
TO PIN 1
V
LC
6.2k
Ω
–5.2V
20k
Ω
20k
Ω
V+
"A"
3k
Ω
TO PIN 1
V
LC
R3
400
µ
A
CMOS, HTL, NMOS
TEMPERATURE COMPENSATING V
LC
CIRCUITS
V
TH
= V
LC
1.4V
15V CMOS
V
TH
= 7.6V
V
LC
2N3904 2N3904 2N3904 2N3904
Figure 32. Interfacing with Various Logic Families
DAC08
Rev. C | Page 13 of 20
APPLICATION INFORMATION
REFERENCE AMPLIFIER SETUP
The DAC08 is a multiplying D/A converter in which the output
current is the product of a digital number and the input
reference current. The reference current may be fixed or may
vary from nearly zero to 4.0 mA. The full-scale output current
is a linear function of the reference current and is given by
REFFR II ×= 256
255
where IREF = I14
In positive reference applications, an external positive reference
voltage forces current through R14 into the VREF(+) terminal
(Pin 14) of the reference amplifier. Alternatively, a negative
reference may be applied to VREF(–) at Pin 15; reference current
flows from ground through R14 into VREF(+) as in the positive
reference case. This negative reference connection has the
advantage of a very high impedance presented at Pin 15. The
voltage at Pin 14 is equal to and tracks the voltage at Pin 15 due
to the high gain of the internal reference amplifier. R15 (nomi-
nally equal to R14) is used to cancel bias current errors; R15
may be eliminated with only a minor increase in error.
Bipolar references may be accommodated by offsetting VREF or
Pin 15. The negative common-mode range of the reference
amplifier is given by VCM – = V− plus (IREF × 1 kΩ) plus 2.5 V.
The positive common-mode range is V+ less 1.5 V.
When a dc reference is used, a reference bypass capacitor is
recommended. A 5.0 V TTL logic supply is not recommended
as a reference. If a regulated power supply is used as a reference,
R14 should be split into two resistors with the junction bypas-
sed to ground with a 0.1 µF capacitor.
For most applications, the tight relationship between IREF and IFS
eliminates the need for trimming IREF. If required, full-scale
trimming can be accomplished by adjusting the value of R14, or
by using a potentiometer for R14. An improved method of full-
scale trimming that eliminates potentiometer T.C. effects is
shown in the recommended full-scale adjustment circuit
(Figure 27).
Using lower values of reference current reduces negative power
supply current and increases reference amplifier negative
common-mode range. The recommended range for operation
with a dc reference current is 0.2 mA to 4.0 mA.
REFERENCE AMPLIFIER COMPENSATION FOR
MULTIPLYING APPLICATIONS
AC reference applications require the reference amplifier to be
compensated using a capacitor from Pin 16 to V−. The value of
this capacitor depends on the impedance presented to Pin 14;
for R14 values of 1.0 kΩ, 2.5 kΩ, and 5.0 kΩ, minimum values
of CC are 15 pF, 37 pF, and 75 pF. Larger values of R14 require
proportionately increased values of CC for proper phase margin,
so the ratio of CC (pF) to R14 (kΩ) = 15.
For fastest response to a pulse, low values of R14 enabling small
CC values should be used. If Pin 14 is driven by a high impedance
such as a transistor current source, none of the preceding values
suffice, and the amplifier must be heavily compensated, which
decreases overall bandwidth and slew rate. For R14 = 1 kΩ and
CC = 15 pF, the reference amplifier slews at 4 mA/µs, enabling a
transition from IREF = 0 to IREF = 2 mA in 500 ns.
Operation with pulse inputs to the reference amplifier can be
accommodated by an alternate compensation scheme. This
technique provides lowest full-scale transition times. An internal
clamp allows quick recovery of the reference amplifier from a
cutoff (IREF = 0) condition. Full-scale transition (0 mA to 2 mA)
occurs in 120 ns when the equivalent impedance at Pin 14 is
200 Ω and CC = 0. This yields a reference slew rate of 16 mA/µs,
which is relatively independent of the RIN and VIN values.
LOGIC INPUTS
The DAC08 design incorporates a unique logic input circuit
that enables direct interface to all popular logic families and
provides maximum noise immunity. This feature is made
possible by the large input swing capability, 2 µA logic input
current, and completely adjustable logic threshold voltage. For
V− = −15 V, the logic inputs may swing between −10 V and
+18 V. This enables direct interface with 15 V CMOS logic, even
when the DAC08 is powered from a 5 V supply. Minimum
input logic swing and minimum logic threshold voltage are
given by
V− + (IREF × 1 kΩ) + 2.5 V
The logic threshold may be adjusted over a wide range by placing
an appropriate voltage at the logic threshold control pin (Pin 1,
VLC). Figure 16 shows the relationship between VLC and VTH
over the temperature range, with VTH nominally 1.4 above VLC.
For TTL and DTL interface, simply ground Pin 1. When
interfacing ECL, an IREF = 1 mA is recommended. For interfacing
other logic families, see Figure 32. For general set-up of the
logic control circuit, note that Pin 1 sources 100 µA typical;
external circuitry should be designed to accommodate this
current.
DAC08
Rev. C | Page 14 of 20
Fastest settling times are obtained when Pin 1 sees a low
impedance. If Pin 1 is connected to a 1 kΩ divider, for example,
it should be bypassed to ground by a 0.01 µF capacitor.
ANALOG OUTPUT CURRENTS
Both true and complemented output sink currents are provided
where IO + IO = IFS. Current appears at the true (IO) output when
a 1 (logic high) is applied to each logic input. As the binary
count increases, the sink current at Pin 4 increases proportionally,
in the fashion of a positive logic DAC. When a 0 is applied to
any input bit, that current is turned off at Pin 4 and turned on at
Pin 2. A decreasing logic count increases IO as in a negative or
inverted logic DAC. Both outputs may be used simultaneously.
If one of the outputs is not required, it must be connected to
ground or to a point capable of sourcing IFS; do not leave an
unused output pin open.
Both outputs have an extremely wide voltage compliance
enabling fast direct current-to-voltage conversion through a
resistor tied to ground or other voltage source. Positive compli-
ance is 36 V above V− and is independent of the positive supply.
Negative compliance is given by
V− + (IREF × 1 kΩ) + 2.5 V
The dual outputs enable double the usual peak-to-peak load
swing when driving loads in quasi-differential fashion. This
feature is especially useful in cable driving, CRT deflection and
in other balanced applications such as driving center-tapped
coils and transformers.
POWER SUPPLIES
The DAC08 operates over a wide range of power supply
voltages from a total supply of 9 V to 36 V. When operating at
supplies of ±5 V or lower, IREF ≤ 1 mA is recommended. Low
reference current operation decreases power consumption and
increases negative compliance (Figure 11), reference amplifier
negative common-mode range (Figure 14), negative logic input
range (Figure 15), and negative logic threshold range (Figure 16).
For example, operation at −4.5 V with IREF = 2 mA is not
recommended because negative output compliance would be
reduced to near zero. Operation from lower supplies is possible;
however, at least 8 V total must be applied to ensure turn-on of
the internal bias network.
Symmetrical supplies are not required, as the DAC08 is quite
insensitive to variations in supply voltage. Battery operation is
feasible because no ground connection is required: however, an
artificial ground may be used to ensure logic swings, etc., remain
between acceptable limits. Power consumption is calculated as
follows:
()( )()( )
−−+++= VIVIPD
A useful feature of the DAC08 design is that supply current is
constant and independent of input logic states. This is useful in
cryptographic applications and further reduces the size of the
power supply bypass capacitors.
TEMPERATURE PERFORMANCE
The nonlinearity and monotonicity specifications of the DAC08
are guaranteed to apply over the entire rated operating tempera-
ture range. Full-scale output current drift is low, typically
±10 ppm/°C, with zero-scale output current and drift essentially
negligible compared to 1/2 LSB.
The temperature coefficient of the reference resistor R14 should
match and track that of the output resistor for minimum overall
full-scale drift. Settling times of the DAC08 decrease approxi-
mately 10% at –55°C. At +125°C, an increase of about 15% is
typical.
The reference amplifier must be compensated by using a
capacitor from Pin 16 to V−. For fixed reference operation, a
0.01 µF capacitor is recommended. For variable reference
applications, refer to the Reference Amplifier Compensation for
Multiplying Applications section.
MULTIPLYING OPERATION
The DAC08 provides excellent multiplying performance with
an extremely linear relationship between IFS and IREF over a
range of 4 µA to 4 mA. Monotonic operation is maintained over
a typical range of IREF from 100 µA to 4.0 mA.
SETTLING TIME
The DAC08 is capable of extremely fast settling times, typically
85 ns at IREF = 2.0 mA. Judicious circuit design and careful
board layout must be used to obtain full performance potential
during testing and application. The logic switch design enables
propagation delays of only 35 ns for each of the 8 bits. Settling
time to within 1/2 LSB of the LSB is therefore 35 ns, with each
progressively larger bit taking successively longer. The MSB
settles in 85 ns, thus determining the overall settling time of
85 ns. Settling to 6-bit accuracy requires about 65 ns to 70 ns.
The output capacitance of the DAC08, including the package, is
approximately 15 pF; therefore the output RC time constant
dominates settling time if RL > 500 Ω.
Settling time and propagation delay are relatively insensitive to
logic input amplitude and rise and fall times, due to the high
gain of the logic switches. Settling time also remains essentially
constant for IREF values. The principal advantage of higher IREF
values lies in the ability to attain a given output level with lower
load resistors, thus reducing the output RC time constant.
Measuring the settling time requires the ability to accurately
resolve ±4 µA; therefore a 1 kΩ load is needed to provide
adequate drive for most oscilloscopes. The settling time fixture
shown in Figure 33 uses a cascade design to permit driving a
1 kΩ load with less than 5 pF of parasitic capacitance at the
measurement node. At IREF values of less than 1.0 mA, excessive
DAC08
Rev. C | Page 15 of 20
RC damping of the output is difficult to prevent while main-
taining adequate sensitivity. However, the major carry from
01111111 to 10000000 provides an accurate indicator of settling
time. This code change does not require the normal 6.2 time
constants to settle to within ±0.2% of the final value, and thus
settling time is observed at lower values of IREF.
DAC08 switching transients or “glitches” are very low and can
be further reduced by small capacitive loads at the output at a
minor sacrifice in settling time. Fastest operation can be
obtained by using short leads, minimizing output capacitance
and load resistor values, and by adequate bypassing at the
supply, reference, and VLC terminals. Supplies do not require
large electrolytic bypass capacitors because the supply current
drain is independent of input logic states; 0.1 µF capacitors at
the supply pins provide full transient protection.
00268-C-034
R
REF
+15V
I
OUT
V
IN
R15
+
V
REF
0.01µF–15V
1kΩ1µF
V
L
MINIMUM
CAPACITANCE
+5V
0.1µF
FORTURN-ON,V
L
=2.7V
FORTURN-OFF,V
L
=0.7V
1kΩ
1µF
2kΩ100kΩ
50µF
V
OUT
1
×
PROBE
15kΩ
–15V
0.1µF
14
15
4
2
5
13
678 9 10 11 12
316
0.1µF
0.1µF
DAC08
Q2
0V
0V
+0.4V
–0.4V
Q1
V
CL
0.7V
Figure 33. Settling Time Measurement
DAC08
Rev. C | Page 16 of 20
ADI CURRENT OUTPUT DACS
Table 4 lists the latest DACS available from Analog Devices.
Table 4.
Model Bits Outputs Interface Package Comments
AD5425 8 1 SPI, 8-bit load MSOP-10 Fast 8-bit load; see also AD5426
AD5426 8 1 SPI MSOP-10 See also AD5425 fast load
AD5450 8 1 SPI SOT23-8 See also AD5425 fast load
AD5424 8 1 Parallel TSSOP-16
AD5429 8 2 SPI TSSOP-16
AD5428 8 2 Parallel TSSOP-20
AD5432 10 1 SPI MSOP-10
AD5451 10 1 SPI SOT23-8
AD5433 10 1 Parallel TSSOP-20
AD5439 10 2 SPI TSSOP-16
AD5440 10 2 Parallel TSSOP-24
AD5443 12 1 SPI MSOP-10 See also AD5452 and AD5444
AD5452 12 1 SPI SOT23-8 Higher accuracy version of AD5443; see also AD5444
AD5445 12 1 Parallel TSSOP-20
AD5444 12 1 SPI MSOP-10 Higher accuracy version of AD5443; see also AD5452
AD5449 12 2 SPI TSSOP-16
AD5415 12 2 SPI TSSOP-24 Uncommitted resistors
AD5447 12 2 Parallel TSSOP-24
AD5405 12 2 Parallel LFCSP-40 Uncommitted resistors
AD5453 14 1 SPI SOT23-8
AD5553 14 1 SPI MSOP-8
AD5556 14 1 Parallel TSSOP-28
AD5446 14 1 SPI MSOP-10 MSOP version of AD5453; compatible with AD5443, AD5432, AD5426
AD5555 14 2 SPI TSSOP-16
AD5557 14 2 Parallel TSSOP-38
AD5543 16 1 SPI MSOP-8
AD5546 16 1 Parallel TSSOP-28
AD5545 16 2 SPI TSSOP-16
AD5547 16 2 Parallel TSSOP-38
DAC08
Rev. C | Page 17 of 20
OUTLINE DIMENSIONS
16
18
9
0.295 (7.49)
0.285 (7.24)
0.275 (6.99)
0.100 (2.54)
BSC
SEATING
PLANE
0.015 (0.38)
MIN
0.180 (4.57)
MAX
0.022 (0.56)
0.018 (0.46)
0.014 (0.36)
0.150 (3.81)
0.130 (3.30)
0.110 (2.79) 0.060 (1.52)
0.050 (1.27)
0.045 (1.14)
0.150 (3.81)
0.135 (3.43)
0.120 (3.05)
0.015 (0.38)
0.010 (0.25)
0.008 (0.20)
0.325 (8.26)
0.310 (7.87)
0.300 (7.62)
0.785 (19.94)
0.765 (19.43)
0.745 (18.92)
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
COMPLIANT TO JEDEC STANDARDS MO-095AC
Figure 34. 16-Lead PDIP (N-16)
Dimensions shown in inches and (mm)
16
18
9
0.310 (7.87)
0.220 (5.59)
PIN 1
0.005
(0.13)
MIN
0.098 (2.49)
MAX
15°
0°
0.320 (8.13)
0.290 (7.37)
0.015 (0.38)
0.008 (0.20)
SEATING
PLANE
0.200 (5.08)
MAX 0.840 (21.34) MAX
0.150 (3.81)
MIN
0.200 (5.08)
0.125 (3.18)
0.023 (0.58)
0.014 (0.36)
0.100
(2.54)
BSC
0.070 (1.78)
0.030 (0.76)
0.060 (1.52)
0.015 (0.38)
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
Figure 35. 16-Lead CERDIP (Q-16)
Dimensions shown in inches and (mm)
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
COMPLIANT TO JEDEC STANDARDS MS-012AC
16 9
8
1
4.00 (0.1575)
3.80 (0.1496)
10.00 (0.3937)
9.80 (0.3858)
1.27 (0.0500)
BSC
6.20 (0.2441)
5.80 (0.2283)
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0039)
0.51 (0.0201)
0.31 (0.0122)
1.75 (0.0689)
1.35 (0.0531)
8°
0°
0.50 (0.0197)
0.25 (0.0098)
1.27 (0.0500)
0.40 (0.0157)
0.25 (0.0098)
0.17 (0.0067)
COPLANARITY
0.10
× 45°
Figure 36. 16-Lead SOIC (R-16A)
Dimensions shown in inches and (mm)
1
20 4
9
8
13
19
14
3
18
BOTTOM
VIEW
0.028 (0.71)
0.022 (0.56)
45° TYP
0.015 (0.38)
MIN
0.055 (1.40)
0.045 (1.14)
0.050 (1.27)
BSC
0.075 (1.91)
REF
0.011 (0.28)
0.007 (0.18)
R TYP
0.095 (2.41)
0.075 (1.90)
0.100 (2.54) REF
0.200 (5.08)
REF
0.150 (3.81)
BSC
0.075 (1.91)
REF
0.358 (9.09)
0.342 (8.69)
SQ
0.358
(9.09)
MAX
SQ
0.100 (2.54)
0.064 (1.63)
0.088 (2.24)
0.054 (1.37)
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
Figure 37. 20-Terminal Leadless Chip Carrier (E-20)
Dimensions shown in inches and (mm)
DAC08
Rev. C | Page 18 of 20
ORDERING GUIDE
Model1NL Temperature Range Package Description Package Option No. Parts Per Container
DAC08AQ ±0.10%
−55°C to +125°C CERDIP-16 Q-16 25
DAC08AQ/883C2±0.10% −55°C to +125°C CERDIP-16 Q-16 25
DAC08HP ±0.10% 0°C to 70°C PDIP-16 N-16 25
DAC08HQ ±0.10% 0°C to 70°C CERDIP-16 Q-16 25
DAC08Q ±0.19%
−55°C to +125°C CERDIP-16 Q-16 25
DAC08RC/883C2±0.19% −55°C to +125°C LCC-20 E-20 55
DAC08EP ±0.19% 0°C to 70°C PDIP-16 N-16 25
DAC08EQ ±0.19% 0°C to 70°C CERDIP-16 Q-16 25
DAC08ES ±0.19% 0°C to 70°C SOIC-16 R-16A (Narrow Body) 47
DAC08ES-REEL ±0.19% 0°C to 70°C SOIC-16 R-16A (Narrow Body) 2500
DAC08ESZ3±0.19% 0°C to 70°C SOIC-16 R-16A (Narrow Body) 47
DAC08ESZ-REEL3±0.19% 0°C to 70°C SOIC-16 R-16A (Narrow Body) 2500
DAC08CP ±0.39%
−40°C to +85°C PDIP-16 N-16 25
DAC08CPZ3±0.39% −40°C to +85°C PDIP-16 N-16 25
DAC08CS ±0.39%
−40°C to +85°C SOIC-16 R-16A (Narrow Body) 47
DAC08CS-REEL ±0.39% −40°C to +85°C SOIC-16 R-16A (Narrow Body) 2500
DAC08CSZ3±0.39% −40°C to +85°C SOIC-16 R-16A (Narrow Body) 47
DAC08CSZ-REEL3±0.39% −40°C to +85°C SOIC-16 R-16A (Narrow Body) 2500
1 Devices processed in total compliance to MIL-STD-883. Consult the factory for the 883 data sheet.
2 For availability and burn-in information on the SOIC and PLCC packages, contact your local sales office.
3 Z = Pb-free part.
DAC08
Rev. C | Page 19 of 20
NOTES
DAC08
Rev. C | Page 20 of 20
NOTES
© 2004 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
C00268–0–11/04(C)
Search: Parametric Search | Replacement Parts Search View Cart |
Home > Digital to Analog Conv er ters > D/A Conver ters
Contact Us | Print this Page
Digital to Analog
Converters
D/A Converters
A
udio D/A Converters
Digital Potentiometers
Video Encoders
All Product Cate
g
ories
Desi
g
n Center
All Solutions/
A
pp
lications
Bu
y
Online
DAC08 8-Bit, High Speed, Multiplying D/A Converter (Universal Digital Logic
Interface)
Data Sheets
Rev C, 11/2004 (pdf, 592K) Email PDF
More Data Sheets...
Lead(Pb) - Free Data (Data Shee t He lp)
Application Notes Evaluation Boards Price, Packaging,
and Availability
Product Description
The DAC-08 series of 8-bit monolith ic dig ital-to-analog converters provide very high -speed performance coupled with low cost
and outstanding applications flexibility. Advanced...More
Specifications
Resolution (Bits) 8bit
DAC Update Rate 11.8MSPS
DAC Settling Time 85ns
# DAC Outputs 1
DAC Type Current Out
DAC Input Format Par
Pwr Diss (Max) 33mW
Find Similar Prod ucts
Functional Block Diagram Enlarge
Pa
g
e 1 of 6Analo
g
Devices DAC08 - 8-Bit, Hi
g
h S
p
eed, Multi
p
l
y
in
g
D/A Converter
(
Universal Di
g
ital Lo
g
ic Interface
)
17-Au
g
-2007htt
p
://www.analo
g
.com/en/
p
rod/0%2C2877%2CDAC08%2C00.html
Symbols and Footprints Other
Diagrams: Pin Out Diagram
Features
Fast Settling Output Current: 85 ns
Full-Scale Current Prematched to ±1 LSB
Direct Interface to TTL, CMOS, ECL, HTL, PMOS
Nonlinearity to 0.1% Maximum over Temperature
Range
Complementary Current Outputs
Wide Range Multiplying Capability:
1 MHz Bandwidth
Low FS Current Drift: ±10 ppm/°C
Wide Power Supply Range: ±4.5 V
to ±18 V
Low Power Consumption: 33 mW
@ ±5 V
Low Cost
Available in Die Form
Pa
g
e 2 of 6Analo
g
Devices DAC08 - 8-Bit, Hi
g
h S
p
eed, Multi
p
l
y
in
g
D/A Converter
(
Universal Di
g
ital Lo
g
ic Interface
)
17-Au
g
-2007htt
p
://www.analo
g
.com/en/
p
rod/0%2C2877%2CDAC08%2C00.html
Design Tools
AD9772A Interpolating DAC
This tool displays harmo nic images and spurs in a DAC output. The user can define a post-DAC analog filter to suppress
these images. The effect of this filter is plo tted on the graph and shown in the accompan ying chart.
AD9777A Interpolating DAC
This tool displays harmo nic images and spurs in a DAC output. The user can define a post-DAC analog filter to suppress
these images. The effect of this filter is plo tted on the graph and shown in the accompan ying chart.
Price, Packaging, and Availability Print Table
DAC08 Model Options
Model Status Package Pins Temp
Range
Price*
(100-
499) Available RoHS
Compliant Samples
Cart Purchase
Cart
5962-89932012A Prodn 20 ld LCC 20 TBD $31.68 11/2/2007 N
Material
Declaration
Contact
ADI Add to Cart
DAC08AQ Prodn 16 ld
CerDIP 16 Ind $6.23 - N
Material
Declaration
Contact
ADI Add to Cart
DAC08AQ/883C Prodn 16 ld
CerDIP 16 Ind $8.50 - N
Material
Declaration
Contact
ADI Add to Cart
DAC08CP Prodn 16 ld PDIP 16 TBD $1.20 8/17/2007 N
Material
Declaration
Contact
ADI Add to Cart
DAC08CPZ Prodn 16 ld PDIP 16 TBD $1.20 8/17/2007 Y
Material
Declaration
Contact
ADI Add to Cart
DAC08CQ Obs 16 ld
CerDIP 16 Ind - - N
Material
Declaration
Contact
ADI Contact
ADI
DAC08CS Prodn 16 ld SOIC 16 TBD $1.20 8/17/2007 N
Material Contact
Add to Cart
Pa
g
e 3 of 6Analo
g
Devices DAC08 - 8-Bit, Hi
g
h S
p
eed, Multi
p
l
y
in
g
D/A Converter
(
Universal Di
g
ital Lo
g
ic Interface
)
17-Au
g
-2007htt
p
://www.analo
g
.com/en/
p
rod/0%2C2877%2CDAC08%2C00.html
Declaration ADI
DAC08CSZ Prodn 16 ld SOIC 16 TBD $1.20 8/17/2007 Y
Material
Declaration
Contact
ADI Add to Cart
DAC08CSZ-REEL Prodn 16 ld SOIC 16 TBD - 8/17/2007 Y
Material
Declaration
Contact
ADI Add to Cart
DAC08EP Prodn 16 ld PDIP 16 Comm $1.50 8/17/2007 N
Material
Declaration
Contact
ADI Add to Cart
DAC08EPZ Contact ADI 16 ld PDIP 16 Comm $1.50 8/17/2007 Y
Material
Declaration
Contact
ADI Contact
ADI
DAC08EQ Prodn 16 ld
CerDIP 16 TBD $1.93 8/17/2007 N
Material
Declaration
Contact
ADI Add to Cart
DAC08ES Prodn 16 ld SOIC 16 Comm $1.50 8/17/2007 N
Material
Declaration
Contact
ADI Add to Cart
DAC08ESZ Prodn 16 ld SOIC 16 Comm $1.50 8/17/2007 Y
Material
Declaration
Contact
ADI Add to Cart
DAC08ESZ-REEL Prodn 16 ld SOIC 16 Comm - 8/17/2007 Y
Material
Declaration
Contact
ADI Add to Cart
DAC08HP Prodn 16 ld PDIP 16 TBD $2.25 9/28/2007 N
Material
Declaration
Contact
ADI Add to Cart
DAC08HPZ LAST TIME
BUY 16 ld PDIP 16 TBD $2.25 - Y
Material
Declaration
Contact
ADI Contact
ADI
DAC08HQ Prodn 16 ld
CerDIP 16 Ind $2.83 9/14/2007 N
Material
Declaration
Contact
ADI Add to Cart
DAC08Q Prodn 16 ld 16 TBD $4.53 8/17/2007 N
Material Contact
Add to Cart
Pa
g
e 4 of 6Analo
g
Devices DAC08 - 8-Bit, Hi
g
h S
p
eed, Multi
p
l
y
in
g
D/A Converter
(
Universal Di
g
ital Lo
g
ic Interface
)
17-Au
g
-2007htt
p
://www.analo
g
.com/en/
p
rod/0%2C2877%2CDAC08%2C00.html
CerDIP Declaration ADI
DAC08Q/883C Obs 16 ld
CerDIP 16 TBD - - N
Material
Declaration
Contact
ADI Contact
ADI
DAC08RC/883C Prodn 20 ld LCC 20 TBD $23.80 8/31/2007 N
Material
Declaration
Contact
ADI Add to Cart
JM38510/11301BEA Prodn 16 ld
CerDIP 16 Ind $16.50 8/17/2007 N
Material
Declaration
Contact
ADI Add to Cart
The USA list pr icing shown i s for BUDGETARY USE ONLY, shown in United Stat es dollars (FOB USA per unit for the
stated vol ume), and is sub ject to change . International prices may differ due to local duties, taxes, fees and exchange
rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or
authorized distributor. Pricing di splayed for Evaluation Boards and Kit s is based on 1-piece pricing.
View Sales and Distribution Offices
Find Similar Products
Parametric Selection Table
Expand Table
Part# Res (bits) Update Rate Settling Time # Outputs
AD9748 8210MSPS 11ns 1
AD5424 820.4MSPS 30ns 1
AD9708 8125MSPS 35ns 1
AD5428 821.3MSPS 30ns 2
Pa
g
e 5 of 6Analo
g
Devices DAC08 - 8-Bit, Hi
g
h S
p
eed, Multi
p
l
y
in
g
D/A Converter
(
Universal Di
g
ital Lo
g
ic Interface
)
17-Au
g
-2007htt
p
://www.analo
g
.com/en/
p
rod/0%2C2877%2CDAC08%2C00.html
AD9709 8125MSPS 35ns 2
AD9750 10 125MSPS 35ns 1
AD5433 10 20.4MSPS 35ns 1
ADV7120 880MSPS 12ns 3
AD9740 10 210MSPS 11ns 1
ADV7128 10 80MSPS 12ns 1
ADV7129 8360MSPS 25ns 3
Privacy/Security myAnalog Contact ADI Site Map Registration Technical Support Terms of U
© 1995-2007 Analog Devices, Inc. All Rights Reserved
This site is optimized for IE 6.0+, NN 7.1, and Mozilla.
Pa
g
e 6 of 6Analo
g
Devices DAC08 - 8-Bit, Hi
g
h S
p
eed, Multi
p
l
y
in
g
D/A Converter
(
Universal Di
g
ital Lo
g
ic Interface
)
17-Au
g
-2007htt
p
://www.analo
g
.com/en/
p
rod/0%2C2877%2CDAC08%2C00.html
