Rev. 4128G–8051–02/08
Features
•
80C51 Core Architecture
•
256 Bytes of On-chip RAM
•
256 Bytes of On-chip XRAM
•
16K Bytes of On-chip Flash Memory
– Data Retention: 10 Years at 85°C
– Erase/Write Cycle: 100K
•
2K Bytes of On-chip Flash for Bootloader
•
2K Bytes of On-chip EEPROM
– Erase/Write Cycle: 100K
•
14-sources 4-level Interrupts
•
Three 16-bit Timers/Counters
•
Full Duplex UART Compatible 80C51
•
Maximum Crystal Frequency 40 MHz. In X2 Mode, 20 MHz (CPU Core, 40 MHz)
•
Three or Four Ports: 16 or 20 Digital I/O Lines
•
Two-channel 16-bit PCA
– PWM (8-bit)
– High-speed Output
– Timer and Edge Capture
•
Double Data Pointer
•
21-bit Watchdog Timer (7 Programmable bits)
•
A 10-bit Resolution Analog-to-Digital Converter (ADC) with 8 Multiplexed Inputs
•
Power-saving Modes
– Idle Mode
– Power-down Mode
•
Power Supply: 3 Volts to 5.5 Volts
•
Temperature Range: Industrial (-40° to +85°C)
•
Packages: SOIC28, SOIC24, PLCC28, VQFP32
Low Pin Count
8-bit
Microcontroller
with A/D
Converter and
16 KBytes Flash
Memory
T89C5115
AT89C5115
2
AT89C5115
4128G–8051–02/08
Description
The T89C5115 is a high performance Flash version of the 80C51 single chip 8-bit micro-
controllers. It contains a 16-KB Flash memory block for program and data.
The 16-KB Flash memory can be programmed either in parallel mode or in serial mode
with the ISP capability or with software. The programming voltage is internally gener-
ated from the standard VCC pin.
The T89C5115 retains all features of the 80C52 with 256 bytes of internal RAM, a 7-
source 4-level interrupt controller and three timer/counters. In addition, the T89C5115
has a 10-bit A/D converter, a 2-KB Boot Flash memory, 2-KB EEPROM for data, a Pro-
grammable Counter Array, an XRAM of 256 bytes, a Hardware WatchDog Timer and a
more versatile serial channel that facilitates multiprocessor communication (EUART).
The fully static design of the T89C5115 reduces system power consumption by bringing
the clock frequency down to any value, even DC, without loss of data.
The T89C5115 has two software-selectable modes of reduced activity and an 8 bit clock
prescaler for further reduction in power consumption. In the idle mode the CPU is frozen
while the peripherals and the interrupt system are still operating. In the power-down
mode the RAM is saved and all other functions are inoperative.
The added features of the T89C5115 make it more powerful for applications that need
A/D conversion, pulse width modulation, high speed I/O and counting capabilities such
as industrial control, consumer goods, alarms, motor control, etc. While remaining fully
compatible with the 80C52 it offers a superset of this standard microcontroller.
In X2 mode a maximum external clock rate of 20 MHz reaches a 300 ns cycle time.
Block Diagram
Note: 1. 8 analog Inputs/8 Digital I/O.
2. 2-bit I/O Port.
Timer 0 INT
RAM
256x8
T0
T1
RxD
TxD
XTAL2
XTAL1
UART
CPU
Timer 1
INT1
Ctrl
INT0
C51
CORE
P2(2)
Port 1 Port 2 Port 3
Parallel I/O Ports
P1(1)
P3
XRAM
256 x 8
IB-bus
PCA
RESET
Watch
Dog
PCA
ECI
Vss
Vcc
Timer 2
T2EX
T2
Port 4
P4(2)
10-bit
ADC
Flash
16K x
8
Boot
loader
2K x 8
EE
PROM
2K x 8
VAVCC
VAREF
VAGND
3
AT89C5115
4128G–8051–02/08
Pin Configurations
P3.4/T0
P3.3/INT1
P4.1
1
P3.7
P3.2/INT0
P1.5/AN5
P1.7/AN7
P1.6/AN6
P2.0
VAREF
VAVCC
VAGND
P1.0/AN0/T2
P1.1/AN1/T2EX
P1.2/AN2/ECI
P1.3/AN3/CEX0
P1.4/AN4/CEX1
2
3
4
5
6
7
8
9
10
11
12
28
27
26
25
24
23
22
21
20
19
18
17
RESET
VCC
VSS
P4.0
P2.1
P3.6
P3.5/T1
P3.1/TxD 13
P3.0/RxD 14
16 XTAL1
15 XTAL2
SO28
P1.3/AN3/CEX0
P1.2/AN2/ECI
P1.1/AN1/T2EX
P1.0/AN 0/T2
VAREF
VAGND
RESET
VSS
VCC
XTAL1
XTAL2
P3.7
P4.0
P4.1
P2.1
P3.6
25
24
23
22
21
20
19
5
6
7
8
9
10
11
12
13
14
15
16
17
18
4
3
2
P2.0
P1.4/AN4/CEX1
P1.5/AN5
P1.6/AN6
P1.7/AN7
P3.0/RxD
P3.1/TxD
P3.2/INT0
P3.3/INT1
P3.4/T0
P3.5/T1
1
28
27
26
VAVCC
PLCC-28
P3.1/TxD
P3.0/RxD
P4.1
1
P3.4/T0
XTAL2
P1.5/AN5
P1.7/AN7
P1.6/AN6
RESET
VAREF
VAVCC
VAGND
P1.0/AN0/T2
P1.1/AN1/T2EX
P1.2/AN2/ECI
P1.3/AN3/CEX0
P1.4/AN4/CEX1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VSS
XTAL1
VCC
P4.0
P3.5/T1
P3.3/INT1
P3.2/INT0
SO24
4
AT89C5115
4128G–8051–02/08
P1.3/AN3/CEX0
P1.2/AN2/ECI
P1.1/AN1/T2EX
P1.0/AN 0/T2
VAREF
VAGND
RESET
VSS
VCC
XTAL1
XTAL2
P3.7
P4.0
P4.1
P2.1
P3.6
P2.0
P1.4/AN4/CEX1
P1.5/AN5
P1.6/AN6
P1.7/AN7
P3.0/RxD
P3.1/TxD
P3.2/INT0
P3.3/INT1
P3.4/T0
P3.5/T1
VAVCC
QFP-32
NC
NC
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
23
24
25
26
27
28
29
30
31
32
22
5
AT89C5115
4128G–8051–02/08
Pin Description
Pin Name Type Description
VSS GND Circuit ground
VCC Supply Voltage
VAREF Reference Voltage for ADC
VAVCC Supply Voltage for ADC
VAGND Reference Ground for ADC
P1.0:7 I/O Port 1:
Is an 8-bit bi-directional I/O port with internal pull-ups. Port 1 pins can be used for digital input/output or as
analog inputs for the Analog Digital Converter (ADC). Port 1 pins that have 1’s written to them are pulled
high by the internal pull-up transistors and can be used as inputs in this state. As inputs, Port 1 pins that
are being pulled low externally will be the source of current (I
IL
, See section ’Electrical Characteristic’)
because of the internal pull-ups. Port 1 pins are assigned to be used as analog inputs via the ADCCF
register (in this case the internal pull-ups are disconnected).
As a secondary digital function, port 1 contains the Timer 2 external trigger and clock input; the PCA
external clock input and the PCA module I/O.
P1.0/AN0/T2
Analog input channel 0,
External clock input for Timer/counter2.
P1.1/AN1/T2EX
Analog input channel 1,
Trigger input for Timer/counter2.
P1.2/AN2/ECI
Analog input channel 2,
PCA external clock input.
P1.3/AN3/CEX0
Analog input channel 3,
PCA module 0 Entry of input/PWM output.
P1.4/AN4/CEX1
Analog input channel 4,
PCA module 1 Entry of input/PWM output.
P1.5/AN5
Analog input channel 5,
P1.6/AN6
Analog input channel 6,
P1.7/AN7
Analog input channel 7,
It can drive CMOS inputs without external pull-ups.
P2.0:1 I/O Port 2:
Is an 2-bit bi-directional I/O port with internal pull-ups. Port 2 pins that have 1’s written to them are pulled
high by the internal pull-ups and can be used as inputs in this state. As inputs, Port 2 pins that are being
pulled low externally will be a source of current (IIL, on the datasheet) because of the internal pull-ups.
In the T89C5115 Port 2 can sink or source 5mA. It can drive CMOS inputs without external pull-ups.
6
AT89C5115
4128G–8051–02/08
P3.0:7 I/O Port 3:
Is an 8-bit bi-directional I/O port with internal pull-ups. Port 3 pins that have 1’s written to them are pulled
high by the internal pull-up transistors and can be used as inputs in this state. As inputs, Port 3 pins that
are being pulled low externally will be a source of current (I
IL
, See section ’Electrical Characteristic’)
because of the internal pull-ups.
The output latch corresponding to a secondary function must be programmed to one for that function to
operate (except for TxD and WR). The secondary functions are assigned to the pins of port 3 as follows:
P3.0/RxD: Receiver data input (asynchronous) or data input/output (synchronous) of the serial interface
P3.1/TxD: Transmitter data output (asynchronous) or clock output (synchronous) of the serial interface
P3.2/INT0: External interrupt 0 input/timer 0 gate control input
P3.3/INT1: External interrupt 1 input/timer 1 gate control input
P3.4/T0: Timer 0 counter input
P3.5/T1: Timer 1 counter input
P3.6: Regular I/O port pin
P3.7: Regular I/O port pin
P4.0:1 I/O Port 4:
Is an 2-bit bi-directional I/O port with internal pull-ups. Port 4 pins that have 1’s written to them are pulled
high by the internal pull-ups and can be used as inputs in this state. As inputs, Port 4 pins that are being
pulled low externally will be a source of current (IIL, on the datasheet) because of the internal pull-up
transistor.
P4.0:
P4.1:
It can drive CMOS inputs without external pull-ups.
RESET I/O Reset:
A high level on this pin during two machine cycles while the oscillator is running resets the device. An
internal pull-down resistor to VSS permits power-on reset using only an external capacitor to VCC.
XTAL1 I XTAL1:
Input of the inverting oscillator amplifier and input of the internal clock generator circuits. To drive the
device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. To
operate above a frequency of 16 MHz, a duty cycle of 50% should be maintained.
XTAL2 O XTAL2:
Output from the inverting oscillator amplifier.
Pin Name Type Description
7
AT89C5115
4128G–8051–02/08
I/O Configurations
Each Port SFR operates via type-D latches, as illustrated in Figure 1 for Ports 3 and 4. A
CPU ’write to latch’ signal initiates transfer of internal bus data into the type-D latch. A
CPU ’read latch’ signal transfers the latched Q output onto the internal bus. Similarly, a
’read pin’ signal transfers the logical level of the Port pin. Some Port data instructions
activate the ’read latch’ signal while others activate the ’read pin’ signal. Latch instruc-
tions are referred to as Read-Modify-Write instructions. Each I/O line may be
independently programmed as input or output.
Port Structure
Figure 1 shows the structure of Ports, which have internal pull-ups. An external source
can pull the pin low. Each Port pin can be configured either for general-purpose I/O or
for its alternate input output function.
To use a pin for general-purpose output, set or clear the corresponding bit in the Px reg-
ister (x = 1 to 4). To use a pin for general-purpose input, set the bit in the Px register.
This turns off the output FET drive.
To configure a pin for its alternate function, set the bit in the Px register. When the latch
is set, the ’alternate output function’ signal controls the output level (See Figure 1). The
operation of Ports is discussed further in ’Quasi-Bi-directional Port Operation’
paragraph.
Figure 1. Ports Structure
Note: 1. The internal pull-up can be disabled on P1 when analog function is selected.
D
CL
Q
LATCH
INTERNAL
WRITE
TO
LATCH
READ
PIN
READ
LATCH
ALTERNATE
OUTPUT
FUNCTION
VCC
INTERNAL
PULL-UP (1)
ALTERNATE
INPUT
FUNCTION
BUS
P2.x
P3.x
P4.x
P1.x
(1)
8
AT89C5115
4128G–8051–02/08
Read-Modify-Write
Instructions
Some instructions read the latch data rather than the pin data. The latch based instruc-
tions read the data, modify the data and then rewrite the latch. These are called ’Read-
Modify-Write’ instructions. Below is a complete list of these special instructions (See
Table 1). When the destination operand is a Port or a Port bit, these instructions read
the latch rather than the pin:
It is not obvious that the last three instructions in this list are Read-Modify-Write instruc-
tions. These instructions read the port (all 8 bits), modify the specifically addressed bit
and write the new byte back to the latch. These Read-Modify-Write instructions are
directed to the latch rather than the pin in order to avoid possible misinterpretation of
voltage (and therefore, logic) levels at the pin. For example, a Port bit used to drive the
base of an external bipolar transistor cannot rise above the transistor’s base-emitter
junction voltage (a value lower than VIL). With a logic one written to the bit, attempts by
the CPU to read the Port at the pin are misinterpreted as logic zero. A read of the latch
rather than the pins returns the correct logic one value.
Quasi Bi-directional Port
Operation
Port 1, Port 3 and Port 4 have fixed internal pull-ups and are referred to as ’quasi-bidi-
rectional’ Ports. When configured as an input, the pin impedance appears as logic one
and sources current in response to an external logic zero condition. Resets write logic
one to all Port latches. If logical zero is subsequently written to a Port latch, it can be
returned to input conditions by a logic one written to the latch.
Note: Port latch values change near the end of Read-Modify-Write insruction cycles. Output
buffers (and therefore the pin state) are updated early in the instruction after Read-Mod-
ify-Write instruction cycle.
Logical zero-to-one transitions in Port 1, Port 3 and Port 4 use an additional pull-up (p1)
to aid this logic transition See Figure 2. This increases switch speed. This extra pull-up
sources 100 times normal internal circuit current during 2 oscillator clock periods. The
internal pull-ups are field-effect transistors rather than linear resistors. Pull-ups consist
of three p-channel FET (pFET) devices. A pFET is on when the gate senses logic zero
and off when the gate senses logic one. pFET #1 is turned on for two oscillator periods
immediately after a zero-to-one transition in the Port latch. A logic one at the Port pin
turns on pFET #3 (a weak pull-up) through the inverter. This inverter and pFET pair form
a latch to drive logic one. pFET #2 is a very weak pull-up switched on whenever the
Table 1. Read/Modify/Write Instructions
Instruction Description Example
ANL Logical AND ANL P1, A
ORL Logical OR ORL P2, A
XRL Logical EX-OR XRL P3, A
JBC Jump if bit = 1 and clear bit JBC P1.1, LABEL
CPL Complement bit CPL P3.0
INC Increment INC P2
DEC Decrement DEC P2
DJNZ Decrement and jump if not zero DJNZ P3, LABEL
MOV Px.y, C Move carry bit to bit y of Port x MOV P1.5, C
CLR Px.y Clear bit y of Port x CLR P2.4
SET Px.y Set bit y of Port x SET P3.3
9
AT89C5115
4128G–8051–02/08
associated nFET is switched off. This is traditional CMOS switch convention. Current
strengths are 1/10 that of pFET #3.
Note: During Reset, pFET#1 is not avtivated. During Reset, only the weak pFET#3 pull up the
pin.
Figure 2. Internal Pull-up Configurations
READ PIN
INPUT DATA
P1.x
OUTPUT DATA
2 Osc. PERIODS
n
p1(1) p2 p3
VCCVCCVCC
P2.x
P3.x
P4.x
10
AT89C5115
4128G–8051–02/08
SFR Mapping
Tables 3 through Table 11 show the Special Function Registers (SFRs) of the
T89C5115.
Table 2. C51 Core SFRs
Mnemonic Add Name 7 6 5 4 3 2 1 0
ACC E0h Accumulator
B F0h B Register
PSW D0h Program Status Word CY AC F0 RS1 RS0 OV F1 P
SP 81h Stack Pointer
DPL 82h
Data Pointer Low
byte
LSB of DPTR
DPH 83h
Data Pointer High
byte
MSB of DPTR
Table 3. I/O Port SFRs
Mnemonic Add Name 7 6 5 4 3 2 1 0
P1 90h Port 1
P2 A0h Port 2 (x2)
P3 B0h Port 3
P4 C0h Port 4 (x2)
Table 4. Timers SFRs
Mnemonic Add Name 7 6 5 4 3 2 1 0
TH0 8Ch Timer/Counter 0 High
byte
TL0 8Ah Timer/Counter 0 Low
byte
TH1 8Dh Timer/Counter 1 High
byte
TL1 8Bh Timer/Counter 1 Low
byte
TH2 CDh Timer/Counter 2 High
byte
TL2 CCh Timer/Counter 2 Low
byte
TCON 88h Timer/Counter 0 and
1 control TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0
TMOD 89h Timer/Counter 0 and
1 Modes GATE1 C/T1# M11 M01 GATE0 C/T0# M10 M00
11
AT89C5115
4128G–8051–02/08
T2CON C8h Timer/Counter 2
control TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2# CP/RL2#
T2MOD C9h Timer/Counter 2
Mode T2OE DCEN
RCAP2H CBh
Timer/Counter 2
Reload/Capture High
byte
RCAP2L CAh
Timer/Counter 2
Reload/Capture Low
byte
WDTRST A6h WatchDog Timer
Reset
WDTPRG A7h WatchDog Timer
Program S2 S1 S0
Table 4. Timers SFRs (Continued)
Mnemonic Add Name 7 6 5 4 3 2 1 0
Table 5. Serial I/O Port SFRs
Mnemonic Add Name 7 6 5 4 3 2 1 0
SCON 98h Serial Control FE/SM0 SM1 SM2 REN TB8 RB8 TI RI
SBUF 99h Serial Data Buffer
SADEN B9h Slave Address Mask
SADDR A9h Slave Address
Table 6. PCA SFRs
Mnemonic Add Name 7 6 5 4 3 2 1 0
CCON D8h PCA Timer/Counter
Control CF CR CCF4 CCF3 CCF2 CCF1 CCF0
CMOD D9h PCA Timer/Counter
Mode CIDL CPS1 CPS0 ECF
CL E9h PCA Timer/Counter
Low byte
CH F9h PCA Timer/Counter
High byte
CCAPM0
CCAPM1
DAh
DBh
PCA Timer/Counter
Mode 0
PCA Timer/Counter
Mode 1
ECOM0
ECOM1
CAPP0
CAPP1
CAPN0
CAPN1
MAT0
MAT1
TOG0
TOG1
PWM0
PWM1
ECCF0
ECCF1
CCAP0H
CCAP1H
FAh
FBh
PCA Compare
Capture Module 0 H
PCA Compare
Capture Module 1 H
CCAP0H7
CCAP1H7
CCAP0H6
CCAP1H6
CCAP0H5
CCAP1H5
CCAP0H4
CCAP1H4
CCAP0H3
CCAP1H3
CCAP0H2
CCAP1H2
CCAP0H1
CCAP1H1
CCAP0H0
CCAP1H0
12
AT89C5115
4128G–8051–02/08
CCAP0L
CCAP1L
EAh
EBh
PCA Compare
Capture Module 0 L
PCA Compare
Capture Module 1 L
CCAP0L7
CCAP1L7
CCAP0L6
CCAP1L6
CCAP0L5
CCAP1L5
CCAP0L4
CCAP1L4
CCAP0L3
CCAP1L3
CCAP0L2
CCAP1L2
CCAP0L1
CCAP1L1
CCAP0L0
CCAP1L0
Table 6. PCA SFRs (Continued)
Mnemonic Add Name 7 6 5 4 3 2 1 0
Table 7. Interrupt SFRs
Mnemonic Add Name 7 6 5 4 3 2 1 0
IEN0 A8h Interrupt Enable
Control 0 EA EC ET2 ES ET1 EX1 ET0 EX0
IEN1 E8h Interrupt Enable
Control 1 EADC
IPL0 B8h Interrupt Priority
Control Low 0 PPC PT2 PS PT1 PX1 PT0 PX0
IPH0 B7h Interrupt Priority
Control High 0 PPCH PT2H PSH PT1H PX1H PT0H PX0H
IPL1 F8h Interrupt Priority
Control Low 1 PADCL
IPH1 F7h Interrupt Priority
Control High1 PADCH
Table 8. ADC SFRs
Mnemonic Add Name 7 6 5 4 3 2 1 0
ADCON F3h ADC Control PSIDLE ADEN ADEOC ADSST SCH2 SCH1 SCH0
ADCF F6h ADC Configuration CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0
ADCLK F2h ADC Clock PRS4 PRS3 PRS2 PRS1 PRS0
ADDH F5h ADC Data High byte ADAT9 ADAT8 ADAT7 ADAT6 ADAT5 ADAT4 ADAT3 ADAT2
ADDL F4h ADC Data Low byte ADAT1 ADAT0
Table 9. Other SFRs
Mnemonic Add Name 7 6 5 4 3 2 1 0
PCON 87h Power Control SMOD1 SMOD0 POF GF1 GF0 PD IDL
AUXR1 A2h Auxiliary Register 1 ENBOOT GF3 0 DPS
CKCON 8Fh Clock Control WDX2 PCAX2 SIX2 T2X2 T1X2 T0X2 X2
FCON D1h Flash Control FPL3 FPL2 FPL1 FPL0 FPS FMOD1 FMOD0 FBUSY
EECON D2h EEPROM Contol EEPL3 EEPL2 EEPL1 EEPL0 EEE EEBUSY
13
AT89C5115
4128G–8051–02/08
Reserved
Notes: 1. These registers are bit-addressable.
Sixteen addresses in the SFR space are both byte-addressable and bit-addressable. The bit-addressable SFRs are those
whose address ends in 0 and 8. The bit addresses, in this area, are 0x80 through to 0xFF.
2. AUXR1 bit ENBOOT is initialized with the content of the BLJB bit inverted.
Table 10. SFR Mapping
0/8(1) 1/9 2/A 3/B 4/C 5/D 6/E 7/F
F8h IPL1
xxxx xx0x
CH
0000 0000
CCAP0H
0000 0000
CCAP1H
0000 0000 FFh
F0h B
0000 0000
ADCLK
xxx0 0000
ADCON
x000 0000
ADDL
0000 0000
ADDH
0000 0000
ADCF
0000 0000
IPH1
xxxx xx0x F7h
E8h IEN1
xxxx xx0x
CL
0000 0000
CCAP0L
0000 0000
CCAP1L
0000 0000 EFh
E0h ACC
0000 0000 E7h
D8h CCON
0000 0000
CMOD
0xxx x000
CCAPM0
x000 0000
CCAPM1
x000 0000 DFh
D0h PSW
0000 0000
FCON
0000 0000
EECON
xxxx xx00 D7h
C8h T2CON
0000 0000
T2MOD
xxxx xx00
RCAP2L
0000 0000
RCAP2H
0000 0000
TL2
0000 0000
TH2
0000 0000 CFh
C0h P4
xxxx xx11 C7h
B8h IPL0
x000 0000
SADEN
0000 0000 BFh
B0h P3
1111 1111
IPH0
x000 0000 B7h
A8h IEN0
0000 0000
SADDR
0000 0000 AFh
A0h P2
xxxx xx11
AUXR1(2)
xxxx 00x0
WDTRST
1111 1111
WDTPRG
xxxx x000 A7h
98h SCON
0000 0000
SBUF
0000 0000 9Fh
90h P1
1111 1111 97h
88h TCON
0000 0000
TMOD
0000 0000
TL0
0000 0000
TL1
0000 0000
TH0
0000 0000
TH1
0000 0000
CKCON
0000 0000 8Fh
80h SP
0000 0111
DPL
0000 0000
DPH
0000 0000
PCON
00x1 0000 87h
0/8(1) 1/9 2/A 3/B 4/C 5/D 6/E 7/F
14
AT89C5115
4128G–8051–02/08
Clock
The T89C5115 core needs only 6 clock periods per machine cycle. This feature, called
“X2”, provides the following advantages:
• Divides frequency crystals by 2 (cheaper crystals) while keeping the same CPU
power.
• Saves power consumption while keeping the same CPU power (oscillator power
saving).
• Saves power consumption by dividing dynamic operating frequency by 2 in
operating and idle modes.
• Increases CPU power by 2 while keeping the same crystal frequency.
In order to keep the original C51 compatibility, a divider-by-2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by the software.
An extra feature is available to start after Reset in the X2 Mode. This feature can be
enabled by a bit X2B in the Hardware Security Byte. This bit is described in the section
’In-System Programming’.
Description
The X2 bit in the CKCON register (See Table 11) allows switching from 12 clock cycles
per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated
(STD mode).
Setting this bit activates the X2 feature (X2 Mode) for the CPU Clock only (See Figure
3).
The Timers 0, 1 and 2, Uart, PCA, or watchdog switch in X2 Mode only if the corre-
sponding bit is cleared in the CKCON register.
The clock for the whole circuit and peripheral is first divided by two before being used by
the CPU core and peripherals. This allows any cyclic ratio to be accepted on the XTAL1
input. In X2 Mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic
ratio between 40 to 60%. Figure 3. shows the clock generation block diagram. The X2
bit is validated on the XTAL1 ÷ 2 rising edge to avoid glitches when switching from the
X2 to the STD mode. Figure 4 shows the mode switching waveforms.
15
AT89C5115
4128G–8051–02/08
Figure 3. Clock CPU Generation Diagram
XTAL1
XTAL2
PD
PCON.1
CPU Core
1
0
÷
2
PERIPH
CLOCK
Clock
Peripheral Clock Symbol
CPU
CLOCK
CPU Core Clock Symbol
X2
CKCON.0
X2B
Hardware byte
WDX2
CKCON.6
PCAX2
CKCON.5
SIX2
CKCON.4
T2X2
CKCON.3
T1X2
CKCON.2
T0X2
CKCON.1
IDL
PCON.0
1
0
÷
2
1
0
÷
2
1
0
÷
2
1
0
÷
2
1
0
÷
2
1
0
÷
2
X2
CKCON.0
FWd Clock
FPca Clock
FUart Clock
FT2 Clock
FT1 Clock
FT0 Clock
and ADC
On RESET
16
AT89C5115
4128G–8051–02/08
Figure 4. Mode Switching Waveforms
(1)
Note: 1. In order to prevent any incorrect operation while operating in the X2 Mode, users must be aware that all peripherals using
the clock frequency as a time reference (UART, timers...) will have their time reference divided by 2. For example, a free run-
ning timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. A UART with a 4800 baud rate
will have a 9600 baud rate.
XTAL2
XTAL1
CPU
clock
X2 bit
X2
Mode
STD
Mode
STD
Mode
17
AT89C5115
4128G–8051–02/08
Register
Table 11. CKCON Register
CKCON (S:8Fh)
Clock Control Register
Note: 1. This control bit is validated when the CPU clock bit X2 is set; when X2 is low, this bit
has no effect.
Reset Value = x000 0000b
76543210
- WDX2 PCAX2 SIX2 T2X2 T1X2 T0X2 X2
Bit
Number
Bit
Mnemonic Description
7 - Reserved
Do not set this bit.
6 WDX2
Watchdog Clock (1)
Clear to select 6 clock periods per peripheral clock cycle.
Set to select 12 clock periods per peripheral clock cycle.
5 PCAX2
Programmable Counter Array Clock (1)
Clear to select 6 clock periods per peripheral clock cycle.
Set to select 12 clock periods per peripheral clock cycle.
4 SIX2
Enhanced UART clock (MODE 0 and 2) (1)
Clear to select 6 clock periods per peripheral clock cycle.
Set to select 12 clock periods per peripheral clock cycle.
3 T2X2
Timer 2 Clock (1)
Clear to select 6 clock periods per peripheral clock cycle.
Set to select 12 clock periods per peripheral clock cycle.
2 T1X2
Timer 1 Clock (1)
Clear to select 6 clock periods per peripheral clock cycle.
Set to select 12 clock periods per peripheral clock cycle.
1 T0X2
Timer 0 Clock (1)
Clear to select 6 clock periods per peripheral clock cycle.
Set to select 12 clock periods per peripheral clock cycle.
0 X2
CPU Clock
Clear to select 12 clock periods per machine cycle (STD mode) for CPU and all
the peripherals.
Set to select 6 clock periods per machine cycle (X2 Mode) and to enable the
individual peripherals ’X2’ bits.
18
AT89C5115
4128G–8051–02/08
Power Management
Two power reduction modes are implemented in the T89C5115: the Idle mode and the
Power-down mode. These modes are detailed in the following sections. In addition to
these power reduction modes, the clocks of the core and peripherals can be dynamically
divided by 2 using the X2 Mode detailed in Section “Clock”.
Reset Pin
In order to start-up (cold reset) or to restart (warm reset) properly the microcontroller, a
high level has to be applied on the RST pin. A bad level leads to a wrong initialisation of
the internal registers like SFRs, PC, etc. and to unpredictable behavior of the microcon-
troller. A warm reset can be applied either directly on the RST pin or indirectly by an
internal reset source such as a watchdog, PCA, timer, etc.
At Power-up (cold reset)
Two conditions are required before enabling a CPU start-up:
• VDD must reach the specified VDD range,
• The level on xtal1 input must be outside the specification (VIH, VIL).
If one of these two conditions are not met, the microcontroller does not start correctly
and can execute an instruction fetch from anywhere in the program space. An active
level applied on the RST pin must be maintained until both of the above conditions are
met. A reset is active when the level VIH1 is reached and when the pulse width covers
the period of time where VDD and the oscillator are not stabilized. Two parameters have
to be taken into account to determine the reset pulse width:
• VDD rise time (vddrst),
• Oscillator startup time (oscrst).
To determine the capacitor the highest value of these two parameters has to be chosen.
The reset circuitry is shown in Figure 5.
Figure 5. Reset Circuitry
Table 12 and Table 13 give some typical examples for three values of VDD rise times,
two values of oscillator start-up time and two pull-down resistor values.
Table 12. Minimum Reset Capacitor for a 50K Pull-down Resistor
oscrst/vddrst 1ms 10ms 100ms
5ms 820nF 1.2µF 12µF
20ms 2.7µF 3.9µF 12µF
0
VDD
Rrst
Crst
RST pin
Internal reset
Reset input circuitry
19
AT89C5115
4128G–8051–02/08
Table 13. Minimum Reset Capacitor for a 15k Pull-down Resistor
Note: These values assume VDD starts from 0v to the nominal value. If the time between two
on/off sequences is too fast, the power-supply decoupling capacitors may not be fully
discharged, leading to a bad reset sequence.
During a Normal
Operation (Warm Reset)
Reset pin must be maintained for at least 2 machine cycles (24 oscillator clock periods)
to apply a reset sequence during normal operation. The number of clock periods is
mode independent (X2 or X1).
Watchdog Reset
A 1K resistor must be added in series with the capacitor to allow the use of watchdog
reset pulse output on the RST pin or when an external power-supply supervisor is used.
Figure 6 shows the reset circuitry when a capacitor is used.
Figure 6. Reset Circuitry for a Watchdog Configuration
Figure 7 shows the reset circuitry when an external reset circuit is used.
Figure 7. Reset Circuitry Example Using an External Reset Circuit
oscrst/vddrst 1ms 10ms 100ms
5ms 2.7µF 4.7µF 47µF
20ms 10µF 15µF 47µF
VDD
Rrst
Crst
1k RST pin
Internal reset
watchdog
To other on-board circuitry
Reset input circuitry
20
AT89C5115
4128G–8051–02/08
Reset Recommendation
to Prevent Flash
Corruption
When a Flash program memory is embedded on-chip, it is strongly recommended to
use an external reset chip (brown out device) to apply a reset (Figure 7). It prevents sys-
tem malfunction during periods of insufficient power-supply voltage (power-supply
failure, power supply switched off, etc.).
Idle Mode
Idle mode is a power reduction mode that reduces the power consumption. In this mode,
program execution halts. Idle mode freezes the clock to the CPU at known states while
the peripherals continue to be clocked. The CPU status before entering Idle mode is
preserved, i.e., the program counter and program status word register retain their data
for the duration of Idle mode. The contents of the SFRs and RAM are also retained. The
status of the Port pins during Idle mode is detailed in Table 12.
Entering Idle Mode To enter Idle mode, set the IDL bit in PCON register (See Table 15). The T89C5115
enters Idle mode upon execution of the instruction that sets IDL bit. The instruction that
sets IDL bit is the last instruction executed.
Note: If IDL bit and PD bit are set simultaneously, the T89C5115 enters Power-down mode.
Then it does not go in Idle mode when exiting Power-down mode.
Exiting Idle Mode There are two ways to exit Idle mode:
1. Generate an enabled interrupt.
Hardware clears IDL bit in PCON register which restores the clock to the CPU. Exe-
cution resumes with the interrupt service routine. Upon completion of the interrupt
service routine, program execution resumes with the instruction immediately follow-
ing the instruction that activated Idle mode. The general purpose flags (GF1 and
GF0 in PCON register) may be used to indicate whether an interrupt occurred dur-
ing normal operation or during Idle mode. When Idle mode is exited by an interrupt,
the interrupt service routine may examine GF1 and GF0.
2. Generate a reset.
A logic high on the RST pin clears IDL bit in PCON register directly and asynchro-
nously. This restores the clock to the CPU. Program execution momentarily
resumes with the instruction immediately following the instruction that activated the
Idle mode and may continue for a number of clock cycles before the internal reset
algorithm takes control. Reset initializes the T89C5115 and vectors the CPU to
address C:0000h.
Notes: 1. During the time that execution resumes, the internal RAM cannot be accessed; how-
ever, it is possible for the Port pins to be accessed. To avoid unexpected outputs at
the Port pins, the instruction immediately following the instruction that activated Idle
mode should not write to a Port pin or to the external RAM.
2. If Idle mode is invoked by ADC Idle, the ADC conversion completion will exit Idle.
Power-down Mode
The Power-down mode places the T89C5115 in a very low power state. Power-down
mode stops the oscillator, freezes all clock at known states. The CPU status prior to
entering Power-down mode is preserved, i.e., the program counter, program status
word register retain their data for the duration of Power-down mode. In addition, the
SFRs and RAM contents are preserved. The status of the Port pins during Power-down
mode is detailed in Table 14.
Entering Power-down Mode To enter Power-down mode, set PD bit in PCON register. The T89C5115 enters the
Power-down mode upon execution of the instruction that sets PD bit. The instruction
that sets PD bit is the last instruction executed.
21
AT89C5115
4128G–8051–02/08
Exiting Power-down Mode
Note: If
V
DD
was reduced during the Power-down mode, do not exit Power-down mode until
V
DD
is restored to the normal operating level.
There are two ways to exit the Power-down mode:
1. Generate an enabled external interrupt.
– The T89C5115 provides capability to exit from Power-down using INT0#,
INT1#.
Hardware clears PD bit in PCON register which starts the oscillator and
restores the clocks to the CPU and peripherals. Using INTx# input,
execution resumes when the input is released (See Figure 8). Execution
resumes with the interrupt service routine. Upon completion of the interrupt
service routine, program execution resumes with the instruction immediately
following the instruction that activated Power-down mode.
Notes: 1. The external interrupt used to exit Power-down mode must be configured as level
sensitive (INT0# and INT1#) and must be assigned the highest priority. In addition,
the duration of the interrupt must be long enough to allow the oscillator to stabilize.
The execution will only resume when the interrupt is deasserted.
2. Exit from power-down by external interrupt does not affect the SFRs nor the internal
RAM content.
Figure 8. Power-down Exit Waveform Using INT1:0#
2. Generate a reset.
– A logic high on the RST pin clears PD bit in PCON register directly and
asynchronously. This starts the oscillator and restores the clock to the CPU
and peripherals. Program execution momentarily resumes with the
instruction immediately following the instruction that activated Power-down
mode and may continue for a number of clock cycles before the internal
reset algorithm takes control. Reset initializes the T89C5115 and vectors the
CPU to address 0000h.
Notes: 1. During the time that execution resumes, the internal RAM cannot be accessed; how-
ever, it is possible for the Port pins to be accessed. To avoid unexpected outputs at
the Port pins, the instruction immediately following the instruction that activated the
Power-down mode should not write to a Port pin or to the external RAM.
2. Exit from power-down by reset redefines all the SFRs, but does not affect the internal
RAM content.
INT1:0#
OSC
Power-down phase Oscillator restart phase Active phaseActive phase
22
AT89C5115
4128G–8051–02/08
Table 14. Pin Conditions in Special Operating Modes
Mode Port 1 Port 2 Port 3 Port 4
Reset High High High High
Idle
(internal
code)
Data Data Data Data
Idle
(external
code)
Data Data Data Data
Power-
Down(inter
nal code)
Data Data Data Data
Power-
Down
(external
code)
Data Data Data Data
23
AT89C5115
4128G–8051–02/08
Registers
Table 15. PCON Register
PCON (S:87h)
Power Control Register
Reset Value = 00X1 0000b
Not bit addressable
76543210
SMOD1 SMOD0 - POF GF1 GF0 PD IDL
Bit
Number
Bit
Mnemonic Description
7 SMOD1 Serial port Mode bit 1
Set to select double baud rate in mode 1, 2 or 3.
6 SMOD0
Serial port Mode bit 0
Clear to select SM0 bit in SCON register.
Set to select FE bit in SCON register.
5 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
4 POF
Power-off Flag
Clear to recognize next reset type.
Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by
software.
3 GF1
General purpose Flag
Cleared by user for general purpose usage.
Set by user for general purpose usage.
2 GF0
General purpose Flag
Cleared by user for general purpose usage.
Set by user for general purpose usage.
1 PD
Power-down Mode bit
Cleared by hardware when reset occurs.
Set to enter power-down mode.
0 IDL
Idle Mode bit
Clear by hardware when interrupt or reset occurs.
Set to enter idle mode.
24
AT89C5115
4128G–8051–02/08
Data Memory
The T89C5115 provides data memory access in two different spaces:
The internal space mapped in three separate segments:
• The lower 128 Bytes RAM segment.
• The upper 128 Bytes RAM segment.
• The expanded 256 Bytes RAM segment (XRAM).
A fourth internal segment is available but dedicated to Special Function Registers,
SFRs, (addresses 80h to FFh) accessible by direct addressing mode.
Figure 9 shows the internal data memory spaces organization.
Figure 9. Internal memory - RAM
Internal Space
Lower 128 Bytes RAM The lower 128 Bytes of RAM (See Figure 10) are accessible from address 00h to 7Fh
using direct or indirect addressing modes. The lowest 32 Bytes are grouped into 4
banks of 8 registers (R0 to R7). Two bits RS0 and RS1 in PSW register (See Table 17)
select which bank is in use according to Table 16. This allows more efficient use of code
space, since register instructions are shorter than instructions that use direct address-
ing, and can be used for context switching in interrupt service routines.
Table 16. Register Bank Selection
The next 16 Bytes above the register banks form a block of bit-addressable memory
space. The C51 instruction set includes a wide selection of singlebit instructions, and
the 128 bits in this area can be directly addressed by these instructions. The bit
addresses in this area are 00h to 7Fh.
256 Bytes
Upper
128 Bytes
Internal RAM
Lower
128 Bytes
Internal RAM
Special
Function
Registers
80h 80h
00h
FFh FFh
00h
FFh
Direct Addressing
Addressing
7Fh
Internal XRAM
Direct or Indirect
Indirect Addressing
RS1 RS0 Description
0 0 Register bank 0 from 00h to 07h
0 1 Register bank 0 from 08h to 0Fh
1 0 Register bank 0 from 10h to 17h
1 1 Register bank 0 from 18h to 1Fh
25
AT89C5115
4128G–8051–02/08
Figure 10. Lower 128 Bytes Internal RAM Organization
Upper 128 Bytes RAM The upper 128 Bytes of RAM are accessible from address 80h to FFh using only indirect
addressing mode.
Expanded RAM The on-chip 256 Bytes of expanded RAM (XRAM) are accessible from address 0000h to
00FFh using indirect addressing mode through MOVX instructions. In this address
range.
Note: Lower 128 Bytes RAM, Upper 128 Bytes RAM, and expanded RAM are made of volatile
memory cells. This means that the RAM content is indeterminate after power-up and
must then be initialized properly.
bit-Addressable Space
4 Banks of
8 Registers
R0-R7
30h
7Fh
(bit Addresses 0-7Fh)
20h
2Fh
18h 1Fh
10h 17h
08h 0Fh
00h 07h
26
AT89C5115
4128G–8051–02/08
Dual Data Pointer
Description The T89C5115 implements a second data pointer for speeding up code execution and
reducing code size in case of intensive usage of external memory accesses.
DPTR0 and DPTR1 are Seen by the CPU as DPTR and are accessed using the SFR
addresses 83h and 84h that are the DPH and DPL addresses. The DPS bit in AUXR1
register (See Figure 18) is used to select whether DPTR is the data pointer 0 or the data
pointer 1 (See Figure 11).
Figure 11. Dual Data Pointer Implementation
Application Software can take advantage of the additional data pointers to both increase speed and
reduce code size, for example, block operations (copy, compare…) are well served by
using one data pointer as a “source” pointer and the other one as a “destination” pointer.
Hereafter is an example of block move implementation using the two pointers and coded
in assembler. The latest C compiler takes also advantage of this feature by providing
enhanced algorithm libraries.
The INC instruction is a short (2 Bytes) and fast (6 machine cycle) way to manipulate the
DPS bit in the AUXR1 register. However, note that the INC instruction does not directly
force the DPS bit to a particular state, but simply toggles it. In simple routines, such as
the block move example, only the fact that DPS is toggled in the proper sequence mat-
ters, not its actual value. In other words, the block move routine works the same whether
DPS is 0 or 1 on entry.
; ASCII block move using dual data pointers
; Modifies DPTR0, DPTR1, A and PSW
; Ends when encountering NULL character
; Note: DPS exits opposite to the entry state unless an extra INC AUXR1 is
added
AUXR1EQU0A2h
move:movDPTR,#SOURCE ; address of SOURCE
incAUXR1 ; switch data pointers
movDPTR,#DEST ; address of DEST
mv_loop:incAUXR1; switch data pointers
movxA,@DPTR; get a byte from SOURCE
incDPTR; increment SOURCE address
incAUXR1; switch data pointers
movx@DPTR,A; write the byte to DEST
incDPTR; increment DEST address
jnzmv_loop; check for NULL terminator
end_move:
0
1
DPH0
DPH1
DPL0
0
1
DPS
AUXR1.0
DPH
DPL
DPL1
DPTR
DPTR0
DPTR1
27
AT89C5115
4128G–8051–02/08
Registers
Table 17. PSW Register
PSW (S:D0h)
Program Status Word Register
Reset Value = 0000 0000b
76543210
CY AC F0 RS1 RS0 OV F1 P
Bit
Number
Bit
Mnemonic Description
7 CY Carry Flag
Carry out from bit 1 of ALU operands.
6 AC Auxiliary Carry Flag
Carry out from bit 1 of addition operands.
5 F0 User Definable Flag 0
4 - 3 RS1:0 Register Bank Select bits
Refer to Table 16 for bits description.
2 OV Overflow Flag
Overflow set by arithmetic operations.
1 F1 User Definable Flag 1
0 P
Parity bit
Set when ACC contains an odd number of 1’s.
Cleared when ACC contains an even number of 1’s.
28
AT89C5115
4128G–8051–02/08
Table 18. AUXR1 Register
AUXR1 (S:A2h)
Auxiliary Control Register 1
Reset Value = XXXX 00X0b
Note: 1. ENBOOT is initialized with the invert BLJB at reset. See In-System Programming
section.
76543210
- - ENBOOT - GF3 0 - DPS
Bit
Number
Bit
Mnemonic Description
7 - 6 - Reserved
The value read from these bits is indeterminate. Do not set these bits.
5 ENBOOT(1)
Enable Boot Flash
Set this bit to map the boot Flash between F800h -FFFFh
Clear this bit to disable boot Flash.
4 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
3 GF3 General Purpose Flag 3
2 0
Always Zero
This bit is stuck to logic 0 to allow INC AUXR1 instruction without affecting GF3
flag.
1 - Reserved for Data Pointer Extension
0 DPS
Data Pointer Select bit
Set to select second dual data pointer: DPTR1.
Clear to select first dual data pointer: DPTR0.
29
AT89C5115
4128G–8051–02/08
EEPROM Data
Memory
The 2K bytes on-chip EEPROM memory block is located at addresses 0000h to 07FFh
of the XRAM/XRAM memory space and is selected by setting control bits in the EECON
register. A read in the EEPROM memory is done with a MOVX instruction.
A physical write in the EEPROM memory is done in two steps: write data in the column
latches and transfer of all data latches into an EEPROM memory row (programming).
The number of data written on the page may vary from 1 up to 128 Bytes (the page
size). When programming, only the data written in the column latch is programmed and
a ninth bit is used to obtain this feature. This provides the capability to program the
whole memory by Bytes, by page or by a number of Bytes in a page. Indeed, each ninth
bit is set when the writing the corresponding byte in a row and all these ninth bits are
reset after the writing of the complete EEPROM row.
Write Data in the Column
Latches
Data is written by byte to the column latches as for an external RAM memory. Out of the
11 address bits of the data pointer, the 4 MSBs are used for page selection (row) and 7
are used for byte selection. Between two EEPROM programming sessions, all the
addresses in the column latches must stay on the same page, meaning that the 4 MSB
must no be changed.
The following procedure is used to write to the column latches:
• Save and disable interrupt
• Set bit EEE of EECON register
• Load DPTR with the address to write
• Store A register with the data to be written
• Execute a MOVX @DPTR, A
• If needed loop the three last instructions until the end of a 128 Bytes page
• Restore interrupt
Note: The last page address used when loading the column latch is the one used to select the
page programming address.
Programming
The EEPROM programming consists of the following actions:
• Write one or more Bytes of one page in the column latches. Normally, all Bytes must
belong to the same page; if not, the last page address will be latched and the others
discarded.
• Launch programming by writing the control sequence (50h followed by A0h) to the
EECON register.
• EEBUSY flag in EECON is then set by hardware to indicate that programming is in
progress and that the EEPROM segment is not available for reading.
• The end of programming is indicated by a hardware clear of the EEBUSY flag.
Note: The sequence 5xh and Axh must be executed without instructions between then other-
wise the programming is aborted.
Read Data
The following procedure is used to read the data stored in the EEPROM memory:
• Save and disable interrupt
• Set bit EEE of EECON register
• Load DPTR with the address to read
• Execute a MOVX A, @DPTR
• Restore interrupt
30
AT89C5115
4128G–8051–02/08
Examples
;*F*************************************************************************
;* NAME: api_rd_eeprom_byte
;* DPTR contain address to read.
;* Acc contain the reading value
;* NOTE: before execute this function, be sure the EEPROM is not BUSY
;***************************************************************************
api_rd_eeprom_byte:
; Save and clear EA
MOV EECON, #02h; map EEPROM in XRAM space
MOVX A, @DPTR
MOV EECON, #00h; unmap EEPROM
; Restore EA
ret
;*F*************************************************************************
;* NAME: api_ld_eeprom_cl
;* DPTR contain address to load
;* Acc contain value to load
;* NOTE: in this example we load only 1 byte, but it is possible upto
;* 128 Bytes.
;* before execute this function, be sure the EEPROM is not BUSY
;***************************************************************************
api_ld_eeprom_cl:
; Save and clear EA
MOV EECON, #02h ; map EEPROM in XRAM space
MOVX @DPTR, A
MOVEECON, #00h; unmap EEPROM
; Restore EA
ret
;*F*************************************************************************
;* NAME: api_wr_eeprom
;* NOTE: before execute this function, be sure the EEPROM is not BUSY
;***************************************************************************
api_wr_eeprom:
; Save and clear EA
MOV EECON, #050h
MOV EECON, #0A0h
; Restore EA
ret
31
AT89C5115
4128G–8051–02/08
Registers
Table 19. EECON Register
EECON (S:0D2h)
EEPROM Control Register
Reset Value = XXXX XX00b
Not bit addressable
76543210
EEPL3 EEPL2 EEPL1 EEPL0 - - EEE EEBUSY
Bit Number
Bit
Mnemonic Description
7 - 4 EEPL3-0 Programming Launch Command bits
Write 5Xh followed by AXh to EEPL to launch the programming.
3 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
2 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
1 EEE
Enable EEPROM Space bit
Set to map the EEPROM space during MOVX instructions (Write in the column
latches)
Clear to map the XRAM space during MOVX.
0 EEBUSY
Programming Busy Flag
Set by hardware when programming is in progress.
Cleared by hardware when programming is done.
Can not be set or cleared by software.
32
AT89C5115
4128G–8051–02/08
Program/Code
Memory
The T89C5115 implement 16K Bytes of on-chip program/code memory.
The Flash memory increases EPROM and ROM functionality by in-circuit electrical era-
sure and programming. Thanks to the internal charge pump, the high voltage needed for
programming or erasing Flash cells is generated on-chip using the standard V
DD
volt-
age. Thus, the Flash memory can be programmed using only one voltage and allows In-
System Programming (ISP). Hardware programming mode is also available using spe-
cific programming tool.
Figure 12. Program/Code Memory Organization
Flash Memory
Architecture
T89C5115 features two on-chip Flash memories:
• Flash memory FM0:
containing 16K Bytes of program memory (user space) organized into 128 bytes
pages,
• Flash memory FM1:
2K Bytes for boot loader and Application Programming Interfaces (API).
The FM0 can be program by both parallel programming and Serial ISP whereas FM1
supports only parallel programming by programmers. The ISP mode is detailed in the
’In-System Programming’ section.
All Read/Write access operations on Flash memory by user application are managed by
a set of API described in the ’In-System Programming’ section.
Figure 13. Flash Memory Architecture
0000h
16K Bytes
3FFFh
Internal
Flash
3FFFh
16K Bytes
Flash Memory
FM0
0000h
Hardware Security (1 byte)
Column Latches (128 Bytes)
User Space
Extra Row (128 Bytes)
2K Bytes
Flash Memory
FM1
Boot Space
FFFFh
F800h
FM1 mapped between F800h and
FFFFh when bit ENBOOT is set in
AUXR1 register
33
AT89C5115
4128G–8051–02/08
FM0 Memory Architecture The Flash memory is made up of 4 blocks (See Figure 13):
1. The memory array (user space) 16K Bytes
2. The Extra Row
3. The Hardware security bits
4. The column latch registers
User Space This space is composed of a 16K Bytes Flash memory organized in 128 pages of 128
Bytes. It contains the user’s application code.
Extra Row (XRow) This row is a part of FM0 and has a size of 128 Bytes. The extra row may contain infor-
mation for boot loader usage.
Hardware Security Byte The Hardware security Byte space is a part of FM0 and has a size of 1 byte.
The 4 MSB can be read/written by software, the 4 LSB can only be read by software and
written by hardware in parallel mode.
Column Latches The column latches, also part of FM0, have a size of full page (128 Bytes).
The column latches are the entrance buffers of the three previous memory locations
(user array, XROW and Hardware security byte).
Cross Flash Memory Access
Description
The FM0 memory can be programmed as describe on Table 20. Programming FM0
from FM0 is impossible.
The FM1 memory can be program only by parallel programming.
Table 20 show all software Flash access allowed.
Table 20. Cross Flash Memory Access
Code executing from
Action FM0
(user Flash)
FM1
(boot Flash)
FM0
(user Flash)
Read ok -
Load column latch ok -
Write - -
FM1
(boot Flash)
Read ok ok
Load column latch ok -
Write ok -
34
AT89C5115
4128G–8051–02/08
Overview of FM0
Operations
The CPU interfaces the Flash memory through the FCON register and AUXR1 register.
These registers are used to:
• Map the memory spaces in the adressable space
• Launch the programming of the memory spaces
• Get the status of the Flash memory (busy/not busy)
Mapping of the Memory Space By default, the user space is accessed by MOVC instruction for read only. The column
latches space is made accessible by setting the FPS bit in FCON register. Writing is
possible from 0000h to 3FFFh, address bits 6 to 0 are used to select an address within a
page while bits 14 to 7 are used to select the programming address of the page.
Setting FPS bit takes precedence on the EEE bit in EECON register.
The other memory spaces (user, extra row, hardware security) are made accessible in
the code segment by programming bits FMOD0 and FMOD1 in FCON register in accor-
dance with Table 21. A MOVC instruction is then used for reading these spaces.
Table 21. FM0 blocks Select bits
Launching Programming FPL3:0 bits in FCON register are used to secure the launch of programming. A specific
sequence must be written in these bits to unlock the write protection and to launch the
programming. This sequence is 5xh followed by Axh. Table 22 summarizes the memory
spaces to program according to FMOD1:0 bits.
Table 22. Programming Spaces
Note: The sequence 5xh and Axh must be executing without instructions between them other-
wise the programming is aborted.
Interrupts that may occur during programming time must be disabled to avoid any spuri-
ous exit of the programming mode.
FMOD1 FMOD0 FM0 Adressable Space
0 0 User (0000h-3FFFh)
0 1 Extra Row(FF80h-FFFFh)
1 0 Hardware Security Byte (0000h)
1 1 Reserved
Write to FCON
OperationFPL3:0 FPS FMOD1 FMOD0
User
5 x 0 0 No action
A x 0 0 Write the column latches in user
space
Extra Row
5 x 0 1 No action
A x 0 1 Write the column latches in extra row
space
Hardware
Security
Byte
5 x 1 0 No action
A x 1 0 Write the fuse bits space
Reserved
5 x 1 1 No action
A x 1 1 No action
35
AT89C5115
4128G–8051–02/08
Status of the Flash Memory The bit FBUSY in FCON register is used to indicate the status of programming.
FBUSY is set when programming is in progress.
Selecting FM1 The bit ENBOOT in AUXR1 register is used to map FM1 from F800h to FFFFh.
Loading the Column Latches Any number of data from 1 byte to 128 Bytes can be loaded in the column latches. This
provides the capability to program the whole memory by byte, by page or by any number
of Bytes in a page.
When programming is launched, an automatic erase of the locations loaded in the col-
umn latches is first performed, then programming is effectively done. Thus no page or
block erase is needed and only the loaded data are programmed in the corresponding
page.
The following procedure is used to load the column latches and is summarized in
Figure 14:
• Save then disable interrupt and map the column latch space by setting FPS bit.
• Load the DPTR with the address to load.
• Load Accumulator register with the data to load.
• Execute the MOVX @DPTR, A instruction.
• If needed loop the three last instructions until the page is completely loaded.
• unmap the column latch and Restore Interrupt
36
AT89C5115
4128G–8051–02/08
Figure 14. Column Latches Loading Procedure
(1)
Note: 1. The last page address used when loading the column latch is the one used to select
the page programming address.
Programming the Flash Spaces
User The following procedure is used to program the User space and is summarized in
Figure 15:
• Load up to one page of data in the column latches from address 0000h to 3FFFh.
• Save then disable the interrupts.
• Launch the programming by writing the data sequence 50h followed by A0h in
FCON register.This step must be executed from FM1.
The end of the programming indicated by the FBUSY flag cleared.
• Restore the interrupts.
Extra Row The following procedure is used to program the Extra Row space and is summarized in
Figure 15:
• Load data in the column latches from address FF80h to FFFFh.
• Save then disable the interrupts.
• Launch the programming by writing the data sequence 52h followed by A2h in
FCON register. This step of the procedure must be executed from FM1.
The end of the programming indicated by the FBUSY flag cleared.
• Restore the interrupts.
Column Latches
Loading
Data Load
DPTR = Address
ACC = Data
Exec: MOVX @DPTR, A
Last Byte
to load?
Column Latches Mapping
FCON = 08h (FPS = 1)
Data Memory Mapping
FCON = 00h (FPS = 0)
Save & Disable IT
EA = 0
Restore IT
37
AT89C5115
4128G–8051–02/08
Figure 15. Flash and Extra row Programming Procedure
Hardware Security Byte
The following procedure is used to program the Hardware
Security
Byte space
and is summarized in Figure 16:
• Set FPS and map Hardware byte (FCON = 0x0C)
• Save then disable the interrupts.
• Load DPTR at address 0000h.
• Load Accumulator register with the data to load.
• Execute the MOVX @DPTR, A instruction.
• Launch the programming by writing the data sequence 54h followed by A4h in
FCON register. This step of the procedure must be executed from FM1.
The end of the programming indicated by the FBusy flag cleared.
• Restore the interrupts
Flash Spaces
Programming
Save & Disable IT
EA = 0
Launch Programming
FCON = 5xh
FCON = Axh
End Programming
Restore IT
Column Latches Loading
See Figure 14
FBusy
Cleared?
Clear Mode
FCON = 00h
38
AT89C5115
4128G–8051–02/08
Figure 16. Hardware Programming Procedure
Reading the Flash Spaces
User The following procedure is used to read the User space:
• Read one byte in Accumulator by executing MOVC A,@A+DPTR with A+DPTR is
the address of the code byte to read.
Note: FCON must be cleared (00h) when not used.
Extra Row The following procedure is used to read the Extra Row space and is summarized in
Figure 17:
• Map the Extra Row space by writing 02h in FCON register.
• Read one byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 &
DPTR= FF80h to FFFFh.
• Clear FCON to unmap the Extra Row.
Hardware Security Byte
The following procedure is used to read the Hardware
Security
Byte and is sum-
marized in Figure 17:
• Map the Hardware Security space by writing 04h in FCON register.
• Read the byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 &
DPTR= 0000h.
• Clear FCON to unmap the Hardware Security Byte.
Flash Spaces
Programming
Save & Disable IT
EA = 0
Launch Programming
FCON = 54h
FCON = A4h
End Programming
RestoreIT
FBusy
Cleared?
Clear Mode
FCON = 00h
Data Load
DPTR = 00h
ACC = Data
Exec: MOVX @DPTR, A
FCON = 0Ch
Save & Disable IT
EA = 0
End Loading
Restore IT
39
AT89C5115
4128G–8051–02/08
Figure 17. Reading Procedure
Note: aa = 10 for the Hardware Security Byte.
Flash Protection from Parallel
Programming
The three lock bits in Hardware Security Byte (See ’In-System Programming’ section)
are programmed according to Table 23 provide different level of protection for the on-
chip code and data located in FM0 and FM1.
The only way to write this bits are the parallel mode. They are set by default to level 3.
Table 23. Program Lock bit
Note: 1. Program Lock bits
U: unprogrammed
P: programmed
WARNING: Security level 2, 3 and 4 should only be programmed after Flash and Core
verification.
Preventing Flash Corruption See Section “Power Management”.
Flash Spaces Reading
Flash Spaces Mapping
FCON = 00000aa0b
Data Read
DPTR = Address
ACC= 0
Exec: MOVC A, @A+DPTR
Clear Mode
FCON = 00h
Program Lock bits
Protection Description
Security
Level LB0 LB1 LB2
1 U U U No program lock features enabled.
2 P U U Parallel programming of the Flash is disabled.
3 U P U Same as 2, also verify through parallel programming interface is
disabled. This is the factory defaul programming.
4 U U P Same as 3
40
AT89C5115
4128G–8051–02/08
Registers
Table 24. FCON Register
FCON Register FCON (S:D1h)
Flash Control Register
Reset Value = 0000 0000b
76543210
FPL3 FPL2 FPL1 FPL0 FPS FMOD1 FMOD0 FBUSY
Bit
Number
Bit
Mnemonic Description
7 - 4 FPL3:0
Programming Launch Command bits
Write 5Xh followed by AXh to launch the programming according to FMOD1:0.
(See Table 22.)
3 FPS
Flash Map Program Space
Set to map the column latch space in the data memory space.
Clear to re-map the data memory space.
2 - 1 FMOD1:0 Flash Mode
See Table 21 or Table 22.
0 FBUSY
Flash Busy
Set by hardware when programming is in progress.
Clear by hardware when programming is done.
Can not be changed by software.
41
AT89C5115
4128G–8051–02/08
42
AT89C5115
4128G–8051–02/08
Operation Cross Memory Access
Space addressable in read and write are:
• RAM
• ERAM (Expanded RAM access by movx)
• EEPROM DATA
• FM0 ( user flash )
• Hardware byte
• XROW
• Boot Flash
• Flash Column latch
The table below provides the different kind of memory which can be accessed from dif-
ferent code location.
Note: 1. RWW: Read While Write
Table 25. Cross Memory Access
Action RAM ERAM Boot FLASH FM0 E² Data
Hardware
Byte XROW
boot FLASH
Read OK OK OK OK -
Write - OK(1) OK(1) OK(1) OK(1)
FM0
Read OK) OK OK OK -
Write - OK (idle) OK(1) - OK
43
AT89C5115
4128G–8051–02/08
Sharing Instructions
Table 26. Instructions shared
Note: by cl : using Column Latch
Table 27. Read MOVX A, @DPTR
Table 28. Write MOVX @DPTR,A
Action RAM ERAM
EEPROM
DATA
Boot
FLASH FM0
Hardware
Byte XROW
Read MOV MOVX MOVX MOVC MOVC MOVC MOVC
Write MOV MOVX MOVX - by cl by cl by cl
EEE bit in
EECON
Register
FPS in
FCON Register ENBOOT ERAM
EEPROM
DATA
Flash
Column
Latch
0 0 X OK
0 1 X OK
1 0 X OK
1 1 X OK
EEE bit in
EECON
Register
FPS bit in
FCON Register ENBOOT ERAM
EEPROM
Data
Flash
Column
Latch
0 0 X OK
0 1 X OK
1 0 X OK
1 1 X OK
44
AT89C5115
4128G–8051–02/08
Table 29. Read MOVC A, @DPTR
Code Execution
FCON Register
ENBOOT DPTR FM1 FM0 XROW
Hardware
ByteFMOD1 FMOD0 FPS
From FM0
0 0 X
0 0000h to 3FFFh OK
1
0000h to 3FFFh OK
F800h to FFFFh Do not use this configuration
0 1 X X 0000 to 007Fh
See (1) OK
1 0 X X X OK
1 1 X
0 000h to 3FFFh OK
1
0000h to 3FFFh OK
F800h to FFFFh Do not use this configuration
From FM1
(ENBOOT =1
0 0
0
1
0000h to 3FFF OK
F800h to FFFFh OK
0 X NA
1
1 X OK
0 X NA
0 1 X
10000h to 007h
See (2)
OK
0 NA
1 0 X
1
X
OK
0 NA
1 1 X
1
000h to 3FFFh
OK
0 NA
1. For DPTR higher than 007Fh only lowest 7 bits are decoded, thus the behavior is the same as for addresses from
0000h to 007Fh
2. For DPTR higher than 007Fh only lowest 7 bits are decoded, thus the behavior is the same as for addresses from
0000h to 007Fh
45
AT89C5115
4128G–8051–02/08
In-System
Programming (ISP)
With the implementation of the User Space (FM0) and the Boot Space (FM1) in Flash
technology the T89C5115 allows the system engineer the development of applications
with a very high level of flexibility. This flexibility is based on the possibility to alter the
customer program at any stages of a product’s life:
• Before mounting the chip on the PCB, FM0 flash can be programmed with the
application code. FM1 is always preprogrammed by Atmel with a bootloader (UART
bootloader).
(1)
• Once the chip is mounted on the PCB, it can be programmed by serial mode via the
UART.
Note: 1. The user can also program his own bootloader in FM1.
This ISP allows code modification over the total lifetime of the product.
Besides the default Bootloaders Atmel provide customers all the needed Application-
Programming-Interfaces (API) which are needed for the ISP. The API are located in the
Boot memory.
This allow the customer to have a full use of the 16-Kbyte user memory.
Flash Programming and
Erasure
There are three methods for programming the Flash memory:
• The Atmel bootloader located in FM1 is activated by the application. Low level API
routines (located in FM1)will be used to program FM0. The interface used for serial
downloading to FM0 is the UART. API can be called also by user’s bootloader
located in FM0 at [SBV]00h.
• A further method exist in activating the Atmel boot loader by hardware activation.
See the Section “Hardware Security Byte”.
• The FM0 can be programmed also by the parallel mode using a programmer.
Figure 18. Flash Memory Mapping
F800h
3FFFh
16K Bytes
Flash Memory
2K Bytes IAP
Bootloader
FM0
FM1
Custom
Bootloader
[SBV]00h
FFFFh
FM1 Mapped between F800h and FFFFh
when API Called
0000h
46
AT89C5115
4128G–8051–02/08
Boot Process
Software Boot Process
Example
Many algorithms can be used for the software boot process. Below are descriptions of
the different flags and Bytes.
Boot Loader Jump bit (BLJB):
- This bit indicates if on RESET the user wants to jump to this application at address
@0000h on FM0 or execute the boot loader at address @F800h on FM1.
- BLJB = 0 (i.e. bootloader FM1 executed after a reset) is the default Atmel factory pro-
gramming.
-To read or modify this bit, the APIs are used.
Boot Vector Address (SBV):
- This byte contains the MSB of the user boot loader address in FM0.
- The default value of SBV is FCh (no user boot loader in FM0).
- To read or modify this byte, the APIs are used.
Extra Byte (EB) & Boot Status Byte (BSB):
- These Bytes are reserved for customer use.
- To read or modify these Bytes, the APIs are used.
Figure 19. Hardware Boot Process Algorithm
Application-
Programming-Interface
Several Application Program Interface (API) calls are available for use by an application
program to permit selective erasing and programming of Flash pages. All calls are made
by functions.
All these APIs are described in detail in the following documents on the Atmel web site.
– Datasheet Bootloader UART T89C5115.
RESET
BLJB == 0
?
Hardware
Software
Bootloader
in FM1
Application
in FM0
bit ENBOOT in AUXR1 Register
Is Initialized with BLJB Inverted.
ENBOOT = 0
PC = 0000h
ENBOOT = 1
PC = F800h
Example, if BLJB=0, ENBOOT
is set (=1) during reset, thus the
bootloader is executed after the
reset.
47
AT89C5115
4128G–8051–02/08
XROW Bytes
The EXTRA ROW (XROW) includes 128 bytes. Some of these bytes are used for spe-
cific purpose in conjonction with the bootloader.
Table 30. XROW Mapping
Hardware Conditions
It is possible to force the controller to execute the bootloader after a Reset with hard-
ware conditions.
During the first programming, the user can define a configuration on Port1 that will be
recognized by the chip as the hardware conditions during a Reset. If this condition is
met, the chip will start executing the bootloader at the end of the Reset.
See a detailed description in the applicable Document.
–
– Datasheet Bootloader UART T89C5115.
Description Default Value Address
Copy of the Manufacturer Code 58h 30h
Copy of the Device ID#1: Family code D7h 31h
Copy of the Device ID#2: Memories size and type BBh 60h
Copy of the Device ID#3: Name and Revision FFh 61h
48
AT89C5115
4128G–8051–02/08
Hardware Security Byte
Table 31. Hardware Security byte
After erasing the chip in parallel mode, the default value is : FFh
The erasing in ISP mode (from bootloader) does not modify this byte.
Notes: 1. Only the 4 MSB bits can be accessed by software.
2. The 4 LSB bits can only be accessed by parallel mode.
76543210
X2B BLJB - - - LB2 LB1 LB0
Bit
Number
Bit
Mnemonic Description
7 X2B
X2 bit
Set this bit to start in standard mode
Clear this bit to start in X2 Mode.
6 BLJB
Boot Loader Jump bit
- 1: To start the user’s application on next RESET (@0000h) located in FM0,
- 0: To start the boot loader(@F800h) located in FM1.
5 - 3 - Reserved
The value read from these bits are indeterminate.
2 - 0 LB2:0 Lock bits (see Table 22)
49
AT89C5115
4128G–8051–02/08
Serial I/O Port
The T89C5115 I/O serial port is compatible with the I/O serial port in the 80C52.
It provides both synchronous and asynchronous communication modes. It operates as a
Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes
(Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously
and at different baud rates
Serial I/O port includes the following enhancements:
• Framing error detection
• Automatic address recognition
Figure 20. Serial I/O Port Block Diagram
Framing Error Detection
Framing bit error detection is provided for the three asynchronous modes. To enable the
framing bit error detection feature, set SMOD0 bit in PCON register.
Figure 21. Framing Error Block Diagram
When this feature is enabled, the receiver checks each incoming data frame for a valid
stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous
transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in
SCON register bit is set.
The software may examine the FE bit after each reception to check for data errors.
Once set, only software or a reset clears the FE bit. Subsequently received frames with
valid stop bits cannot clear the FE bit. When the FE feature is enabled, RI rises on the
stop bit instead of the last data bit (See Figure 22 and Figure 23).
Write SBUF
RI TI
SBUF
Transmitter
SBUF
Receiver
IB Bus
Mode 0 Transmit
Receive
Shift register
Load SBUF
Read SBUF
SCON reg
Interrupt Request
Serial Port
TXD
RXD
RITIRB8TB8RENSM2SM1
SM0/FE
IDLPDGF0GF1POF-SMOD0
SMOD1
To UART Framing Error Control
SM0 to UART Mode Control
Set FE bit if Stop bit is 0 (Framing Error)
50
AT89C5115
4128G–8051–02/08
Figure 22. UART Timing in Mode 1
Figure 23. UART Timing in Modes 2 and 3
Automatic Address
Recognition
The automatic address recognition feature is enabled when the multiprocessor commu-
nication feature is enabled (SM2 bit in SCON register is set).
Implemented in the hardware, automatic address recognition enhances the multiproces-
sor communication feature by allowing the serial port to examine the address of each
incoming command frame. Only when the serial port recognizes its own address will the
receiver set the RI bit in the SCON register to generate an interrupt. This ensures that
the CPU is not interrupted by command frames addressed to other devices.
If necessary, the user can enable the automatic address recognition feature in mode 1.
In this configuration, the stop bit takes the place of the ninth data bit. bit RI is set only
when the received command frame address matches the device’s address and is termi-
nated by a valid stop bit.
To support automatic address recognition, a device is identified by a given address and
a broadcast address.
Note: The multiprocessor communication and automatic address recognition features cannot
be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).
Given Address
Each device has an individual address that is specified in the SADDR register; the
SADEN register is a mask byte that contains don’t-care bits (defined by zeros) to form
the device’s given address. The don’t-care bits provide the flexibility to address one or
more slaves at a time. The following example illustrates how a given address is formed.
To address a device by its individual address, the SADEN mask byte must be 1111
1111b.
For example:
SADDR0101 0110b
SADEN1111 1100b
Given0101 01XXb
Data Byte
RI
SMOD0 = x
Stop
bit
Start
bit
RXD D7D6D5D4D3D2D1D0
FE
SMOD0 = 1
RI
SMOD0 = 0
Data Byte Ninth
bit
Stop
bit
Start
bit
RXD D8D7D6D5D4D3D2D1D0
RI
SMOD0 = 1
FE
SMOD0 = 1
51
AT89C5115
4128G–8051–02/08
Here is an example of how to use given addresses to address different slaves:
Slave A:SADDR1111 0001b
SADEN1111 1010b
Given1111 0X0Xb
Slave B:SADDR1111 0011b
SADEN1111 1001b
Given1111 0XX1b
Slave C:SADDR1111 0011b
SADEN1111 1101b
Given1111 00X1b
The SADEN byte is selected so that each slave may be addressed separately.
For slave A, bit 0 (the LSB) is a don’t-care bit; for slaves B and C, bit 0 is a 1. To com-
municate with slave A only, the master must send an address where bit 0 is clear (e.g.
1111 0000b).
For slave A, bit 1 is a 0; for slaves B and C, bit 1 is a don’t care bit. To communicate with
slaves A and B, but not slave C, the master must send an address with bits 0 and 1 both
set (e.g. 1111 0011b).
To communicate with slaves A, B and C, the master must send an address with bit 0 set,
bit 1 clear, and bit 2 clear (e.g. 1111 0001b).
Broadcast Address
A broadcast address is formed from the logical OR of the SADDR and SADEN registers
with zeros defined as don’t-care bits, e.g.:
SADDR 0101 0110b
SADEN 1111 1100b
SADDR OR SADEN1111 111Xb
The use of don’t-care bits provides flexibility in defining the broadcast address, however
in most applications, a broadcast address is FFh. The following is an example of using
broadcast addresses:
Slave A:SADDR1111 0001b
SADEN1111 1010b
Given1111 1X11b,
Slave B:SADDR1111 0011b
SADEN1111 1001b
Given1111 1X11B,
Slave C:SADDR=1111 0010b
SADEN1111 1101b
Given1111 1111b
For slaves A and B, bit 2 is a don’t care bit; for slave C, bit 2 is set. To communicate with
all of the slaves, the master must send an address FFh. To communicate with slaves A
and B, but not slave C, the master can send and address FBh.
52
AT89C5115
4128G–8051–02/08
Registers
Table 32. SCON Register
SCON (S:98h)
Serial Control Register
Reset Value = 0000 0000b
bit addressable
76543210
FE/SM0 SM1 SM2 REN TB8 RB8 TI RI
Bit
Number
Bit
Mnemonic Description
7 FE
Framing Error bit (SMOD0 = 1)
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
6
SM0 Serial port Mode bit 0 (SMOD0 = 0)
Refer to SM1 for serial port mode selection.
SM1
Serial port Mode bit 1
SM0 SM1 Mode Baud Rate
0 0 Shift Register FXTAL/12 (or FXTAL/6 in mode X2)
0 1 8-bit UART Variable
1 0 9bit UART FXTAL/64 or FXTAL/32
1 1 9bit UART Variable
5 SM2
Serial port Mode 2 bit/Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3.
4 REN
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
3 TB8
Transmitter bit 8/Ninth bit to Transmit in Modes 2 and 3
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
2 RB8
Receiver bit 8/Ninth bit Received in Modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
1 TI
Transmit Interrupt Flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the
stop bit in the other modes.
0 RI
Receive Interrupt Flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, See Figure 22. and
Figure 23. in the other modes.
53
AT89C5115
4128G–8051–02/08
Table 33. SADEN Register
SADEN (S:B9h)
Slave Address Mask Register
Reset Value = 0000 0000b
Not bit addressable
Table 34. SADDR Register
SADDR (S:A9h)
Slave Address Register
Reset Value = 0000 0000b
Not bit addressable
Table 35. SBUF Register
SBUF (S:99h)
Serial Data Buffer
Reset Value = 0000 0000b
Not bit addressable
76543210
Bit
Number
Bit
Mnemonic Description
7 - 0 Mask Data for Slave Individual Address
76543210
Bit
Number
Bit
Mnemonic Description
7 - 0 Slave Individual Address
76543210
Bit
Number
Bit
Mnemonic Description
7 - 0 Data sent/received by Serial I/O Port
54
AT89C5115
4128G–8051–02/08
Table 36. PCON Register
PCON (S:87h)
Power Control Register
Reset Value = 00X1 0000b
Not bit addressable
76543210
SMOD1 SMOD0 - POF GF1 GF0 PD IDL
Bit
Number
Bit
Mnemonic Description
7 SMOD1 Serial port Mode bit 1
Set to select double baud rate in mode 1, 2 or 3.
6 SMOD0
Serial port Mode bit 0
Clear to select SM0 bit in SCON register.
Set to select FE bit in SCON register.
5 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
4 POF
Power-off Flag
Clear to recognize next reset type.
Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by
software.
3 GF1
General purpose Flag
Cleared by user for general purpose usage.
Set by user for general purpose usage.
2 GF0
General purpose Flag
Cleared by user for general purpose usage.
Set by user for general purpose usage.
1 PD
Power-down Mode bit
Cleared by hardware when reset occurs.
Set to enter power-down mode.
0 IDL
Idle Mode bit
Clear by hardware when interrupt or reset occurs.
Set to enter idle mode.
55
AT89C5115
4128G–8051–02/08
Timers/Counters
The T89C5115 implements two general-purpose, 16-bit Timers/Counters. Such are
identified as Timer 0 and Timer 1, and can be independently configured to operate in a
variety of modes as a Timer or an event Counter. When operating as a Timer, the
Timer/Counter runs for a programmed length of time, then issues an interrupt request.
When operating as a Counter, the Timer/Counter counts negative transitions on an
external pin. After a preset number of counts, the Counter issues an interrupt request.
The various operating modes of each Timer/Counter are described in the following
sections.
Timer/Counter
Operations
A basic operation is Timer registers THx and TLx (x = 0, 1) connected in cascade to
form a 16-bit Timer. Setting the run control bit (TRx) in TCON register (See Figure 37)
turns the Timer on by allowing the selected input to increment TLx. When TLx overflows
it increments THx; when THx overflows it sets the Timer overflow flag (TFx) in TCON
register. Setting the TRx does not clear the THx and TLx Timer registers. Timer regis-
ters can be accessed to obtain the current count or to enter preset values. They can be
read at any time but TRx bit must be cleared to preset their values, otherwise the behav-
ior of the Timer/Counter is unpredictable.
The C/Tx# control bit selects Timer operation or Counter operation by selecting the
divided-down peripheral clock or external pin Tx as the source for the counted signal.
TRx bit must be cleared when changing the mode of operation, otherwise the behavior
of the Timer/Counter is unpredictable.
For Timer operation (C/Tx# = 0), the Timer register counts the divided-down peripheral
clock. The Timer register is incremented once every peripheral cycle (6 peripheral clock
periods). The Timer clock rate is f
PER
/6, i.e. f
OSC
/12 in standard mode or f
OSC
/6 in X2
Mode.
For Counter operation (C/Tx# = 1), the Timer register counts the negative transitions on
the Tx external input pin. The external input is sampled every peripheral cycles. When
the sample is high in one cycle and low in the next one, the Counter is incremented.
Since it takes 2 cycles (12 peripheral clock periods) to recognize a negative transition,
the maximum count rate is f
PER
/12, i.e. f
OSC
/24 in standard mode or f
OSC
/12 in X2 Mode.
There are no restrictions on the duty cycle of the external input signal, but to ensure that
a given level is sampled at least once before it changes, it should be held for at least
one full peripheral cycle.
Timer 0
Timer 0 functions as either a Timer or event Counter in four modes of operation.
Figure 24 through Figure 27 show the logical configuration of each mode.
Timer 0 is controlled by the four lower bits of TMOD register (See Figure 38) and bits 0,
1, 4 and 5 of TCON register (See Figure 37). TMOD register selects the method of
Timer gating (GATE0), Timer or Counter operation (T/C0#) and mode of operation (M10
and M00). TCON register provides Timer 0 control functions: overflow flag (TF0), run
control bit (TR0), interrupt flag (IE0) and interrupt type control bit (IT0).
For normal Timer operation (GATE0 = 0), setting TR0 allows TL0 to be incremented by
the selected input. Setting GATE0 and TR0 allows external pin INT0# to control Timer
operation.
Timer 0 overflow (count rolls over from all 1s to all 0s) sets TF0 flag generating an inter-
rupt request.
It is important to stop Timer/Counter before changing mode.
56
AT89C5115
4128G–8051–02/08
Mode 0 (13-bit Timer) Mode 0 configures Timer 0 as an 13-bit Timer which is set up as an 8-bit Timer (TH0
register) with a modulo 32 prescaler implemented with the lower five bits of TL0 register
(See Figure 24). The upper three bits of TL0 register are indeterminate and should be
ignored. Prescaler overflow increments TH0 register.
Figure 24. Timer/Counter x (x= 0 or 1) in Mode 0
Mode 1 (16-bit Timer) Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in
cascade (See Figure 25). The selected input increments TL0 register.
Figure 25. Timer/Counter x (x= 0 or 1) in Mode 1
Mode 2 (8-bit Timer with Auto-
Reload)
Mode 2 configures Timer 0 as an 8-bit Timer (TL0 register) that automatically reloads
from TH0 register (See Figure 26). TL0 overflow sets TF0 flag in TCON register and
reloads TL0 with the contents of TH0, which is preset by software. When the interrupt
request is serviced, hardware clears TF0. The reload leaves TH0 unchanged. The next
reload value may be changed at any time by writing it to TH0 register.
FTx
CLOCK
TRx
TCON Reg
TFx
TCON Reg
0
1
GATEx
TMOD Reg
÷ 6 Overflow
Timer x
Interrupt
Request
C/Tx#
TMOD Reg
TLx
(5 bits)
THx
(8 bits)
INTx#
Tx
See section “Clock”
TRx
TCON Reg
TFx
TCON Reg
0
1
GATEx
TMOD Reg
Overflow
Timer x
Interrupt
Request
C/Tx#
TMOD Reg
TLx
(8 bits)
THx
(8 bits)
INTx#
Tx
FTx
CLOCK ÷ 6
See section “Clock”
57
AT89C5115
4128G–8051–02/08
Figure 26. Timer/Counter x (x= 0 or 1) in Mode 2
Mode 3 (Two 8-bit Timers) Mode 3 configures Timer 0 such that registers TL0 and TH0 operate as separate 8-bit
Timers (See Figure 27). This mode is provided for applications requiring an additional 8-
bit Timer or Counter. TL0 uses the Timer 0 control bits C/T0# and GATE0 in TMOD reg-
ister, and TR0 and TF0 in TCON register in the normal manner. TH0 is locked into a
Timer function (counting F
PER
/6) and takes over use of the Timer 1 interrupt (TF1) and
run control (TR1) bits. Thus, operation of Timer 1 is restricted when Timer 0 is in mode
3.
Figure 27. Timer/Counter 0 in Mode 3: Two 8-bit Counters
Timer 1
Timer 1 is identical to Timer 0 excepted for Mode 3 which is a hold-count mode. Follow-
ing comments help to understand the differences:
• Timer 1 functions as either a Timer or event Counter in three modes of operation.
Figure 24 to Figure 26 show the logical configuration for modes 0, 1, and 2. Timer
1’s mode 3 is a hold-count mode.
• Timer 1 is controlled by the four high-order bits of TMOD register (See Figure 38)
and bits 2, 3, 6 and 7 of TCON register (See Figure 37). TMOD register selects the
method of Timer gating (GATE1), Timer or Counter operation (C/T1#) and mode of
operation (M11 and M01). TCON register provides Timer 1 control functions:
overflow flag (TF1), run control bit (TR1), interrupt flag (IE1) and interrupt type
control bit (IT1).
• Timer 1 can serve as the Baud Rate Generator for the Serial Port. Mode 2 is best
suited for this purpose.
TRx
TCON Reg
TFx
TCON Reg
0
1
GATEx
TMOD Reg
Overflow
Timer x
Interrupt
Request
C/Tx#
TMOD Reg
TLx
(8 bits)
THx
(8 bits)
INTx#
Tx
FTx
CLOCK ÷ 6
See section “Clock”
TR0
TCON.4
TF0
TCON.5
INT0#
0
1
GATE0
TMOD.3
Overflow
Timer 0
Interrupt
Request
C/T0#
TMOD.2
TL0
(8 bits)
TR1
TCON.6
TH0
(8 bits) TF1
TCON.7
Overflow
Timer 1
Interrupt
Request
T0
FTx
CLOCK ÷ 6
FTx
CLOCK ÷ 6
See section “Clock”
58
AT89C5115
4128G–8051–02/08
• For normal Timer operation (GATE1= 0), setting TR1 allows TL1 to be incremented
by the selected input. Setting GATE1 and TR1 allows external pin INT1# to control
Timer operation.
• Timer 1 overflow (count rolls over from all 1s to all 0s) sets the TF1 flag generating
an interrupt request.
• When Timer 0 is in mode 3, it uses Timer 1’s overflow flag (TF1) and run control bit
(TR1). For this situation, use Timer 1 only for applications that do not require an
interrupt (such as a Baud Rate Generator for the Serial Port) and switch Timer 1 in
and out of mode 3 to turn it off and on.
• It is important to stop Timer/Counter before changing mode.
Mode 0 (13-bit Timer) Mode 0 configures Timer 1 as a 13-bit Timer, which is set up as an 8-bit Timer (TH1 reg-
ister) with a modulo-32 prescaler implemented with the lower 5 bits of the TL1 register
(See Figure 24). The upper 3 bits of TL1 register are ignored. Prescaler overflow incre-
ments TH1 register.
Mode 1 (16-bit Timer) Mode 1 configures Timer 1 as a 16-bit Timer with TH1 and TL1 registers connected in
cascade (See Figure 25). The selected input increments TL1 register.
Mode 2 (8-bit Timer with Auto-
Reload)
Mode 2 configures Timer 1 as an 8-bit Timer (TL1 register) with automatic reload from
TH1 register on overflow (See Figure 26). TL1 overflow sets TF1 flag in TCON register
and reloads TL1 with the contents of TH1, which is preset by software. The reload
leaves TH1 unchanged.
Mode 3 (Halt) Placing Timer 1 in mode 3 causes it to halt and hold its count. This can be used to halt
Timer 1 when TR1 run control bit is not available i.e. when Timer 0 is in mode 3.
Interrupt
Each Timer handles one interrupt source that is the timer overflow flag TF0 or TF1. This
flag is set every time an overflow occurs. Flags are cleared when vectoring to the Timer
interrupt routine. Interrupts are enabled by setting
ETx
bit in IEN0 register. This assumes
interrupts are globally enabled by setting EA bit in IEN0 register.
Figure 28. Timer Interrupt System
TF0
TCON.5
ET0
IEN0.1
Timer 0
Interrupt Request
TF1
TCON.7
ET1
IEN0.3
Timer 1
Interrupt Request
59
AT89C5115
4128G–8051–02/08
Registers
Table 37. TCON Register
TCON (S:88h)
Timer/Counter Control Register
Reset Value = 0000 0000b
76543210
TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0
Bit
Number
Bit
Mnemonic Description
7 TF1
Timer 1 Overflow Flag
Cleared by hardware when processor vectors to interrupt routine.
Set by hardware on Timer/Counter overflow, when Timer 1 register overflows.
6 TR1
Timer 1 Run Control bit
Clear to turn off Timer/Counter 1.
Set to turn on Timer/Counter 1.
5 TF0
Timer 0 Overflow Flag
Cleared by hardware when processor vectors to interrupt routine.
Set by hardware on Timer/Counter overflow, when Timer 0 register overflows.
4 TR0
Timer 0 Run Control bit
Clear to turn off Timer/Counter 0.
Set to turn on Timer/Counter 0.
3 IE1
Interrupt 1 Edge Flag
Cleared by hardware when interrupt is processed if edge-triggered (See IT1).
Set by hardware when external interrupt is detected on INT1# pin.
2 IT1
Interrupt 1 Type Control bit
Clear to select low level active (level triggered) for external interrupt 1 (INT1#).
Set to select falling edge active (edge triggered) for external interrupt 1.
1 IE0
Interrupt 0 Edge Flag
Cleared by hardware when interrupt is processed if edge-triggered (See IT0).
Set by hardware when external interrupt is detected on INT0# pin.
0 IT0
Interrupt 0 Type Control bit
Clear to select low level active (level triggered) for external interrupt 0 (INT0#).
Set to select falling edge active (edge triggered) for external interrupt 0.
60
AT89C5115
4128G–8051–02/08
Table 38. TMOD Register
TMOD (S:89h)
Timer/Counter Mode Control Register
Reset Value = 0000 0000b
Notes: 1. Reloaded from TH1 at overflow.
2. Reloaded from TH0 at overflow.
Table 39. TH0 Register
TH0 (S:8Ch)
Timer 0 High Byte Register
Reset Value = 0000 0000b
76543210
GATE1 C/T1# M11 M01 GATE0 C/T0# M10 M00
Bit
Number
Bit
Mnemonic Description
7 GATE1
Timer 1 Gating Control bit
Clear to enable Timer 1 whenever TR1 bit is set.
Set to enable Timer 1 only while INT1# pin is high and TR1 bit is set.
6 C/T1#
Timer 1 Counter/Timer Select bit
Clear for Timer operation: Timer 1 counts the divided-down system clock.
Set for Counter operation: Timer 1 counts negative transitions on external pin T1.
5 M11 Timer 1 Mode Select bits
M11 M01 Operating mode
0 0 Mode 0: 8-bit Timer/Counter (TH1) with 5bit prescaler (TL1).
0 1 Mode 1: 16-bit Timer/Counter.
1 1 Mode 3: Timer 1 halted. Retains count.
1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL1).(1)
4 M01
3 GATE0
Timer 0 Gating Control bit
Clear to enable Timer 0 whenever TR0 bit is set.
Set to enable Timer/Counter 0 only while INT0# pin is high and TR0 bit is set.
2 C/T0#
Timer 0 Counter/Timer Select bit
Clear for Timer operation: Timer 0 counts the divided-down system clock.
Set for Counter operation: Timer 0 counts negative transitions on external pin T0.
1 M10
Timer 0 Mode Select bit
M10 M00 Operating mode
0 0 Mode 0: 8-bit Timer/Counter (TH0) with 5bit prescaler (TL0).
0 1 Mode 1: 16-bit Timer/Counter.
1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL0).(2)
1 1 Mode 3: TL0 is an 8-bit Timer/Counter.
TH0 is an 8-bit Timer using Timer 1’s TR0 and TF0 bits.
0M00
76543210
Bit
Number
Bit
Mnemonic Description
7:0 High Byte of Timer 0
61
AT89C5115
4128G–8051–02/08
Table 40. TL0 Register
TL0 (S:8Ah)
Timer 0 Low Byte Register
Reset Value = 0000 0000b
Table 41. TH1 Register
TH1 (S:8Dh)
Timer 1 High Byte Register
Reset Value = 0000 0000b
Table 42. TL1 Register
TL1 (S:8Bh)
Timer 1 Low Byte Register
Reset Value = 0000 0000b
76543210
Bit
Number
Bit
Mnemonic Description
7:0 Low Byte of Timer 0
76543210
Bit
Number
Bit
Mnemonic Description
7:0 High Byte of Timer 1
76543210
Bit
Number
Bit
Mnemonic Description
7:0 Low Byte of Timer 1
62
AT89C5115
4128G–8051–02/08
Timer 2
The T89C5115 Timer 2 is compatible with Timer 2 in the 80C52.
It is a 16-bit timer/counter: the count is maintained by two eightbit timer registers, TH2
and TL2 that are cascade-connected. It is controlled by T2CON register (See Table 44)
and T2MOD register (See Table 45). Timer 2 operation is similar to Timer 0 and Timer
1. C/T2 selects F
T2 clock
/6 (timer operation) or external pin T2 (counter operation) as
timer clock. Setting TR2 allows TL2 to be incremented by the selected input.
Timer 2 includes the following enhancements:
• Auto-reload mode (up or down counter)
• Programmable clock-output
Auto-Reload Mode
The auto-reload mode configures Timer 2 as a 16-bit timer or event counter with auto-
matic reload. This feature is controlled by the DCEN bit in T2MOD register (See Table
44). Setting the DCEN bit enables Timer 2 to count up or down as shown in Figure 29. In
this mode the T2EX pin controls the counting direction.
When T2EX is high, Timer 2 counts up. Timer overflow occurs at FFFFh which sets the
TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value
in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.
When T2EX is low, Timer 2 counts down. Timer underflow occurs when the count in the
timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers.
The underflow sets TF2 flag and reloads FFFFh into the timer registers.
The EXF2 bit toggles when Timer 2 overflow or underflow, depending on the direction of
the count. EXF2 does not generate an interrupt. This bit can be used to provide 17-bit
resolution.
Figure 29. Auto-Reload Mode Up/Down Counter
(DOWN COUNTING RELOAD VALUE)
TF2
T2
EXF2
TH2
(8-bit)
TL2
(
8-bit)
RCAP2H
(8-bit)
RCAP2L
(8-bit)
FFh
(8-bit)
FFh
(8-bit)
TOGGLE
(UP COUNTING RELOAD VALUE)
TIMER 2
INTERRUPT
:6
T2CON Reg
T2CON Reg
T2EX:
1=UP
2=DOWN
0
1
CT/2
T2CON.1
TR2
T2CON.2
FT2
CLOCK
See section “Clock”
63
AT89C5115
4128G–8051–02/08
Programmable Clock-
Output
In clock-out mode, Timer 2 operates as a 50%-duty-cycle, programmable clock genera-
tor (Figure 30). The input clock increments TL2 at frequency f
OSC
/2. The timer
repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H
and RCAP2L registers are loaded into TH2 and TL2. In this mode, Timer 2 overflows do
not generate interrupts. The formula gives the clock-out frequency depending on the
system oscillator frequency and the value in the RCAP2H and RCAP2L registers:
For a 16 MHz system clock in x1 mode, Timer 2 has a programmable frequency range
of 61 Hz (f
OSC
/2
16)
to 4 MHz (f
OSC
/4). The generated clock signal is brought out to T2 pin
(P1.0).
Timer 2 is programmed for the clock-out mode as follows:
• Set T2OE bit in T2MOD register.
• Clear C/T2 bit in T2CON register.
• Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L
registers.
• Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the
reload value or different depending on the application.
• To start the timer, set TR2 run control bit in T2CON register.
It is possible to use Timer 2 as a baud rate generator and a clock generator simulta-
neously. For this configuration, the baud rates and clock frequencies are not
independent since both functions use the values in the RCAP2H and RCAP2L registers.
Figure 30. Clock-Out Mode
Clock OutFrequency–FT2clock
4 65536 RCAP2H–RCAP2L⁄( )×
-----------------------------------------------------------------------------------------
=
EXEN2
EXF2
OVERFLOW
T2EX
TH2
(8-bit)
TL2
(8-bit)
TIMER 2
RCAP2H
(8-bit)
RCAP2L
(8-bit)
T2OE
T2CON reg
T2CON reg
T2MOD reg
INTERRUPT
TR2
T2CON.2
FT2
CLOCK
T2
Q D
Toggle
Q
64
AT89C5115
4128G–8051–02/08
Registers
Table 43. T2CON Register
T2CON (S:C8h)
Timer 2 Control Register
Reset Value = 0000 0000b
bit addressable
76543210
TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2# CP/RL2#
Bit
Number
Bit
Mnemonic Description
7 TF2
Timer 2 Overflow Flag
TF2 is not set if RCLK=1 or TCLK = 1.
Must be cleared by software.
Set by hardware on Timer 2 overflow.
6 EXF2
Timer 2 External Flag
Set when a capture or a reload is caused by a negative transition on T2EX pin if
EXEN2=1.
Set to cause the CPU to vector to Timer 2 interrupt routine when Timer 2
interrupt is enabled.
Must be cleared by software.
5 RCLK
Receive Clock bit
Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3.
Set to use Timer 2 overflow as receive clock for serial port in mode 1 or 3.
4 TCLK
Transmit Clock bit
Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3.
Set to use Timer 2 overflow as transmit clock for serial port in mode 1 or 3.
3 EXEN2
Timer 2 External Enable bit
Clear to ignore events on T2EX pin for Timer 2 operation.
Set to cause a capture or reload when a negative transition on T2EX pin is
detected, if Timer 2 is not used to clock the serial port.
2 TR2
Timer 2 Run Control bit
Clear to turn off Timer 2.
Set to turn on Timer 2.
1 C/T2#
Timer/Counter 2 Select bit
Clear for timer operation (input from internal clock system: fOSC).
Set for counter operation (input from T2 input pin).
0 CP/RL2#
Timer 2 Capture/Reload bit
If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on
Timer 2 overflow.
Clear to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if
EXEN2=1.
Set to capture on negative transitions on T2EX pin if EXEN2=1.
65
AT89C5115
4128G–8051–02/08
Table 44. T2MOD Register
T2MOD (S:C9h)
Timer 2 Mode Control Register
Reset Value = XXXX XX00b
Not bit addressable
Table 45. TH2 Register
TH2 (S:CDh)
Timer 2 High Byte Register
Reset Value = 0000 0000b
Not bit addressable
76543210
- - - - - - T2OE DCEN
Bit
Number
Bit
Mnemonic Description
7 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
6 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
5 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
4 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
3 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
2 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
1 T2OE
Timer 2 Output Enable bit
Clear to program P1.0/T2 as clock input or I/O port.
Set to program P1.0/T2 as clock output.
0 DCEN
Down Counter Enable bit
Clear to disable Timer 2 as up/down counter.
Set to enable Timer 2 as up/down counter.
76543210
--------
Bit
Number
Bit
Mnemonic Description
7 - 0 High Byte of Timer 2
66
AT89C5115
4128G–8051–02/08
Table 46. TL2 Register
TL2 (S:CCh)
Timer 2 Low Byte Register
Reset Value = 0000 0000b
Not bit addressable
Table 47. RCAP2H Register
RCAP2H (S:CBh)
Timer 2 Reload/Capture High Byte Register
Reset Value = 0000 0000b
Not bit addressable
Table 48. RCAP2L Register
RCAP2L (S:CAh) Timer 2 Reload/Capture Low Byte Register
Reset Value = 0000 0000b
Not bit addressable
76543210
--------
Bit
Number
Bit
Mnemonic Description
7 - 0 Low Byte of Timer 2
76543210
--------
Bit
Number
Bit
Mnemonic Description
7 - 0 High Byte of Timer 2 Reload/Capture.
76543210
--------
Bit
Number
Bit
Mnemonic Description
7 - 0 Low Byte of Timer 2 Reload/Capture.
67
AT89C5115
4128G–8051–02/08
Watchdog Timer
T89C5115 contains a powerful programmable hardware Watchdog Timer (WDT) that
automatically resets the chip if it software fails to reset the WDT before the selected time
interval has elapsed. It permits large Timeout ranging from 16ms to 2s @f
OSC
= 12 MHz
in X1 mode.
This WDT consists of a 14-bit counter plus a 7-bit programmable counter, a Watchdog
Timer reset register (WDTRST) and a Watchdog Timer programming (WDTPRG) regis-
ter. When exiting reset, the WDT is -by default- disable.
To enable the WDT, the user has to write the sequence 1EH and E1H into WDTRST
register with no instruction between the two writes. When the Watchdog Timer is
enabled, it will increment every machine cycle while the oscillator is running and there is
no way to disable the WDT except through reset (either hardware reset or WDT over-
flow reset). When WDT overflows, it will generate an output RESET pulse at the RST
pin. The RESET pulse duration is 96xT
OSC
, where T
OSC
=1/f
OSC
. To make the best use of
the WDT, it should be serviced in those sections of code that will periodically be exe-
cuted within the time required to prevent a WDT reset
Note: When the watchdog is enable it is impossible to change its period.
Figure 31. Watchdog Timer
WDTPRG
RESET Decoder
Control
WDTRST
WR
Enable
14-bit Counter 7-bit Counter
Outputs
Fwd Clock
RESET
- - -
- - 2 1 0
68
AT89C5115
4128G–8051–02/08
Watchdog Programming
The three lower bits (S0, S1, S2) located into WDTPRG register permit to program the
WDT duration.
Table 49. Machine Cycle Count
To compute WD Timeout, the following formula is applied:
Note: Svalue represents the decimal value of (S2 S1 S0)
Find Hereafter computed Timeout values for f
OSC
XTAL = 12 MHz in X1 mode
Table 50. Timeout Computation
S2 S1 S0 Machine Cycle Count
0 0 0 214 - 1
0 0 1 215 - 1
0 1 0 216 - 1
0 1 1 217 - 1
1 0 0 218 - 1
1 0 1 219 - 1
1 1 0 220 - 1
1 1 1 221 - 1
S2 S1 S0 fOSC=12 MHz fOSC=16MHz fOSC=20 MHz
0 0 0 16.38 ms 12.28 ms 9.82 ms
0 0 1 32.77 ms 24.57 ms 19.66 ms
0 1 0 65.54 ms 49.14 ms 39.32 ms
0 1 1 131.07 ms 98.28 ms 78.64 ms
1 0 0 262.14 ms 196.56 ms 157.28 ms
1 0 1 524.29 ms 393.12 ms 314.56 ms
1 1 0 1.05 s 786.24 ms 629.12 ms
1 1 1 2.10 s 1.57 s 1.25 s
FTime Out F
osc
6 2×
WDX2X2∧
2
14
2
Sva lu e
×( )
-----------------------------------------------------------------------------
=–
69
AT89C5115
4128G–8051–02/08
Watchdog Timer
During Power-down
Mode and Idle
In Power-down mode the oscillator stops, which means the WDT also stops. While in
Power-down mode, the user does not need to service the WDT. There are 2 methods of
exiting Power-down mode: by a hardware reset or via a level activated external interrupt
which is enabled prior to entering Power-down mode. When Power-down is exited with
hardware reset, the watchdog is disabled. Exiting Power-down with an interrupt is signif-
icantly different. The interrupt shall be held low long enough for the oscillator to stabilize.
When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from
resetting the device while the interrupt pin is held low, the WDT is not started until the
interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service
for the interrupt used to exit Power-down.
To ensure that the WDT does not overflow within a few states of exiting powerdown, it is
best to reset the WDT just before entering powerdown.
In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting
T89C5115 while in Idle mode, the user should always set up a timer that will periodically
exit Idle, service the WDT, and re-enter Idle mode.
Register
Table 51. WDTPRG Register
WDTPRG (S:A7h) – Watchdog Timer Duration Programming register
Reset Value = XXXX X000b
76543210
- - - - - S2 S1 S0
Bit
Number
Bit
Mnemonic Description
7 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
6 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
5 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
4 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
3 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
2 S2 Watchdog Timer Duration selection bit 2
Work in conjunction with bit 1 and bit 0.
1 S1 Watchdog Timer Duration selection bit 1
Work in conjunction with bit 2 and bit 0.
0 S0 Watchdog Timer Duration selection bit 0
Work in conjunction with bit 1 and bit 2.
70
AT89C5115
4128G–8051–02/08
Table 52. WDTRST Register
WDTRST (S:A6h Write Only) – Watchdog Timer Enable register
Reset Value = 1111 1111b
Note: The WDRST register is used to reset/enable the WDT by writing 1EH then E1H in
sequence without instruction between these two sequences.
76543210
--------
Bit
Number
Bit
Mnemonic Description
7 - Watchdog Control Value
71
AT89C5115
4128G–8051–02/08
Programmable
Counter Array (PCA)
The PCA provides more timing capabilities with less CPU intervention than the standard
timer/counters. Its advantages include reduced software overhead and improved accu-
racy. The PCA consists of a dedicated timer/counter which serves as the time base for
an array of two compare/capture modules. Its clock input can be programmed to count
any of the following signals:
• PCA clock frequency/6 (See “clock” section)
• PCA clock frequency/2
• Timer 0 overflow
• External input on ECI (P1.2)
Each compare/capture modules can be programmed in any one of the following modes:
• Rising and/or falling edge capture,
• Software timer
• High-speed output
• Pulse width modulator
When the compare/capture modules are programmed in capture mode, software timer,
or high speed output mode, an interrupt can be generated when the module executes its
function. Both modules and the PCA timer overflow share one interrupt vector.
The PCA timer/counter and compare/capture modules share Port 1 for external I/Os.
These pins are listed below. If the port is not used for the PCA, it can still be used for
standard I/O.
PCA Timer
The PCA timer is a common time base for both modules (See Figure 9). The timer count
source is determined from the CPS1 and CPS0 bits in the CMOD SFR (See Table 8)
and can be programmed to run at:
• 1/6 the PCA clock frequency.
• 1/2 the PCA clock frequency.
• The Timer 0 overflow.
• The input on the ECI pin (P1.2).
PCA Component External I/O Pin
16-bit Counter P1.2/ECI
16-bit Module 0 P1.3/CEX0
16-bit Module 1 P1.4/CEX1
72
AT89C5115
4128G–8051–02/08
Figure 32. PCA Timer/Counter
The CMOD register includes three additional bits associated with the PCA.
• The CIDL bit which allows the PCA to stop during idle mode.
• The ECF bit which when set causes an interrupt and the PCA overflow flag CF in
CCON register to be set when the PCA timer overflows.
The CCON register contains the run control bit for the PCA and the flags for the PCA
timer and each module.
• The CR bit must be set to run the PCA. The PCA is shut off by clearing this bit.
• The CF bit is set when the PCA counter overflows and an interrupt will be generated
if the ECF bit in CMOD register is set. The CF bit can only be cleared by software.
• The CCF0:1 bits are the flags for the modules (CCF0 for module0...) and are set by
hardware when either a match or a capture occurs. These flags also can be cleared
by software.
CIDL CPS1 CPS0 ECF
It
CH CL
16-bit up counter
To PCA
modules
FPca/6
FPca/2
T0 OVF
P1.2
Idle
CMOD
0xD9
CF CR CCON
0xD8
CCF1 CCF0
overflow
73
AT89C5115
4128G–8051–02/08
PCA Modules
Each one of the two compare/capture modules has six possible functions. It can
perform:
• 16-bit Capture, positive-edge triggered
• 16-bit Capture, negative-edge triggered
• 16-bit Capture, both positive and negative-edge triggered
• 16-bit Software Timer
• 16-bit High Speed Output
• 8-bit Pulse Width Modulator.
Each module in the PCA has a special function register associated with it (CCAPM0 for
module 0 ...). The CCAPM0:1 registers contain the bits that control the mode that each
module will operate in.
• The ECCF bit enables the CCF flag in the CCON register to generate an interrupt
when a match or compare occurs in the associated module.
• The PWM bit enables the pulse width modulation mode.
• The TOG bit when set causes the CEX output associated with the module to toggle
when there is a match between the PCA counter and the module’s capture/compare
register.
• The match bit MAT when set will cause the CCFn bit in the CCON register to be set
when there is a match between the PCA counter and the module’s capture/compare
register.
• The two bits CAPN and CAPP in CCAPMn register determine the edge that a
capture input will be active on. The CAPN bit enables the negative edge, and the
CAPP bit enables the positive edge. If both bits are set both edges will be enabled.
• The bit ECOM in CCAPM register when set enables the comparator function.
74
AT89C5115
4128G–8051–02/08
PCA Interrupt
Figure 33. PCA Interrupt System
PCA Capture Mode
To use one of the PCA modules in capture mode either one or both of the CCAPM bits
CAPN and CAPP for that module must be set. The external CEX input for the module
(on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware
loads the value of the PCA counter registers (CH and CL) into the module’s capture reg-
isters (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the
ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated.
Figure 34. PCA Capture Mode
CF CR CCON
0xD8
CCF1 CCF0
Module 1
Module 0
PCA Timer/Counter
To Interrupt
EC
IEN0.6
EA
IEN0.7
ECF
CMOD.0
ECCFn
CCAPMn.0
CEXn
n = 0, 1
PCA Counter
CH
(8-bits)
CL
(8-bits)
CCAPnH CCAPnL
CCFn
CCON Reg
PCA
Interrupt
Request
- 0CAPPnCAPNn000ECCFn
7
CCAPMn Register (n = 0, 1)
0
75
AT89C5115
4128G–8051–02/08
16-bit Software Timer
Mode
The PCA modules can be used as software timers by setting both the ECOM and MAT
bits in the modules CCAPMn register. The PCA timer will be compared to the module’s
capture registers and when a match occurs an interrupt will occur if the CCFn (CCON
SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set.
Figure 35. PCA 16-bit Software Timer and High Speed Output Mode
CCAPnL
(8 bits)
CCAPnH
(8 bits)
-
ECOMn0 0 MATn TOGn0 ECCFn
7 0
CCAPMn Register
(n = 0, 1)
CL
(8 bits)
16-bit Comparator
Match
Enable CCFn
CCON reg
PCA
Interrupt
Request
CEXn
Compare/Capture Module
PCA Counter
“0”
“1”
Reset
Write to
CCAPnL
Write to CCAPnH
For software Timer mode, set ECOMn and MATn.
For high speed output mode, set ECOMn, MATn and TOGn.
Toggle
CH
(8 bits)
76
AT89C5115
4128G–8051–02/08
High Speed Output Mode
In this mode the CEX output (on port 1) associated with the PCA module will toggle
each time a match occurs between the PCA counter and the module’s capture registers.
To activate this mode the TOG, MAT, and ECOM bits in the module’s CCAPMn SFR
must be set.
Figure 36. PCA High Speed Output Mode
Pulse Width Modulator
Mode
All the PCA modules can be used as PWM outputs. The output frequency depends on
the source for the PCA timer. All the modules will have the same output frequency
because they all share the PCA timer. The duty cycle of each module is independently
variable using the module’s capture register CCAPLn. When the value of the PCA CL
SFR is less than the value in the module’s CCAPLn SFR the output will be low, when it
is equal to or greater than it, the output will be high. When CL overflows from FF to 00,
CCAPLn is reloaded with the value in CCAPHn. the allows the PWM to be updated with-
out glitches. The PWM and ECOM bits in the module’s CCAPMn register must be set to
enable the PWM mode.
CH CL
CCAPnH CCAPnL
ECOMn CCAPMn, n = 0 to 1
0xDA to 0xDE
CAPNn MATn TOGn PWMn ECCFnCAPPn
16 bit comparator Match
CF CR
CCON
0xD8
CCF1 CCF0
PCA IT
Enable
CEXn
PCA counter/timer
“1”“0”
Write to
CCAPnL
Reset
Write to
CCAPnH
77
AT89C5115
4128G–8051–02/08
Figure 37. PCA PWM Mode
CL rolls over from FFh TO 00h loads
CCAPnH contents into CCAPnL
CCAPnL
CCAPnH
8-bit
Comparator
CL (8 bits)
“0”
“1”
CL < CCAPnL
CL >= CCAPnL
CEX
PWMn
CCAPMn.1
ECOMn
CCAPMn.6
78
AT89C5115
4128G–8051–02/08
PCA Registers
Table 53. CMOD Register
CMOD (S:D9h)
PCA Counter Mode Register
Reset Value = 0XXX X000b
76543210
CIDL - - - - CPS1 CPS0 ECF
Bit Number
Bit
Mnemonic Description
7 CIDL
PCA Counter Idle Control bit
Clear to let the PCA run during Idle mode.
Set to stop the PCA when Idle mode is invoked.
6 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
5 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
4 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
3 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
2-1 CPS1:0
EWC Count Pulse Select bits
CPS1 CPS0 Clock source
0 0 Internal Clock, FPca/6
0 1 Internal Clock, FPca/2
1 0 Timer 0 overflow
1 1 External clock at ECI/P1.2 pin (Max. Rate = FPca/4)
0 ECF
Enable PCA Counter Overflow Interrupt bit
Clear to disable CF bit in CCON register to generate an interrupt.
Set to enable CF bit in CCON register to generate an interrupt.
79
AT89C5115
4128G–8051–02/08
Table 54. CCON Register
CCON (S:D8h)
PCA Counter Control Register
Reset Value = 00xx xx00b
76543210
CF CR - - - - CCF1 CCF0
Bit Number Bit Mnemonic Description
7 CF
PCA Timer/Counter Overflow flag
Set by hardware when the PCA Timer/Counter rolls over. This
generates a PCA interrupt request if the ECF bit in CMOD register
is set.
Must be cleared by software.
6 CR
PCA Timer/Counter Run Control bit
Clear to turn the PCA Timer/Counter off.
Set to turn the PCA Timer/Counter on.
5-2 -
Reserved
The value read from these bist are indeterminate. Do not set these
bits.
1 CCF1
PCA Module 1 Compare/Capture Flag
Set by hardware when a match or capture occurs. This generates a
PCA interrupt request if the ECCF 1 bit in CCAPM 1 register is set.
Must be cleared by software.
0 CCF0
PCA Module 0 Compare/Capture Flag
Set by hardware when a match or capture occurs. This generates a
PCA interrupt request if the ECCF 0 bit in CCAPM 0 register is set.
Must be cleared by software.
80
AT89C5115
4128G–8051–02/08
Table 55. CCAPnH Registers
CCAP0H (S:FAh)
CCAP1H (S:FBh)
PCA High Byte Compare/Capture Module n Register (n=0..1)
Reset Value = 0000 0000b
Table 56. CCAPnL Registers
CCAP0L (S:EAh)
CCAP1L (S:EBh)
PCA Low Byte Compare/Capture Module n Register (n=0..1)
Reset Value = 0000 0000b
76543210
CCAPnH 7 CCAPnH 6 CCAPnH 5 CCAPnH 4 CCAPnH 3 CCAPnH 2 CCAPnH 1 CCAPnH 0
Bit Number Bit Mnemonic Description
7:0 CCAPnH 7:0 High byte of EWC-PCA comparison or capture values
76543210
CCAPnL 7 CCAPnL 6 CCAPnL 5 CCAPnL 4 CCAPnL 3 CCAPnL 2 CCAPnL 1 CCAPnL 0
Bit Number Bit Mnemonic Description
7:0 CCAPnL 7:0 Low byte of EWC-PCA comparison or capture values
81
AT89C5115
4128G–8051–02/08
Table 57. CCAPMn Registers
CCAPM0 (S:DAh)
CCAPM1 (S:DBh)
PCA Compare/Capture Module n Mode registers (n=0..1)
Reset Value = X000 0000b
76543210
- ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn
Bit Number Bit Mnemonic Description
7 - Reserved
The Value read from this bit is indeterminate. Do not set this bit.
6 ECOMn
Enable Compare Mode Module x bit
Clear to disable the Compare function.
Set to enable the Compare function.
The Compare function is used to implement the software Timer, the
high-speed output, the Pulse Width Modulator (PWM) and the
Watchdog Timer (WDT).
5 CAPPn
Capture Mode (Positive) Module x bit
Clear to disable the Capture function triggered by a positive edge
on CEXx pin.
Set to enable the Capture function triggered by a positive edge on
CEXx pin
4 CAPNn
Capture Mode (Negative) Module x bit
Clear to disable the Capture function triggered by a negative edge
on CEXx pin.
Set to enable the Capture function triggered by a negative edge on
CEXx pin.
3 MATn
Match Module x bit
Set when a match of the PCA Counter with the Compare/Capture
register sets CCFx bit in CCON register, flagging an interrupt.
2 TOGn
Toggle Module x bit
The toggle mode is configured by setting ECOMx, MATx and TOGx
bits.
Set when a match of the PCA Counter with the Compare/Capture
register toggles the CEXx pin.
1 PWMn
Pulse Width Modulation Module x Mode bit
Set to configure the module x as an 8-bit Pulse Width Modulator
with output waveform on CEXx pin.
0 ECCFn
Enable CCFx Interrupt bit
Clear to disable CCFx bit in CCON register to generate an interrupt
request.
Set to enable CCFx bit in CCON register to generate an interrupt
request.
82
AT89C5115
4128G–8051–02/08
Table 58. CH Register
CH (S:F9h)
PCA Counter Register High value
Reset Value = 0000 00000b
Table 59. CL Register
CL (S:E9h)
PCA counter Register Low value
Reset Value = 0000 00000b
76543210
CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 0
Bit Number Bit Mnemonic Description
7:0 CH 7:0 High byte of Timer/Counter
76543210
CL 7 CL 6 CL 5 CL 4 CL 3 CL 2 CL 1 CL 0
Bit Number Bit Mnemonic Description
7:0 CL0 7:0 Low byte of Timer/Counter
83
AT89C5115
4128G–8051–02/08
Analog-to-Digital
Converter (ADC)
This section describes the on-chip 10-bit analog-to-digital converter of the T89C5115.
Eight ADC channels are available for sampling of the external sources AN0 to AN7. An
analog multiplexer allows the single ADC converter to select one from the 8 ADC chan-
nels as ADC input voltage (ADCIN). ADCIN is converted by the 10-bit-cascaded
potentiometric ADC.
Two modes of conversion are available:
- Standard conversion (8 bits).
- Precision conversion (10 bits).
For the precision conversion, set bit PSIDLE in ADCON register and start conversion.
The device is in a pseudo-idle mode, the CPU does not run but the peripherals are
always running. This mode allows digital noise to be as low as possible, to ensure high
precision conversion.
For this mode it is necessary to work with end of conversion interrupt, which is the only
way to wake the device up.
If another interrupt occurs during the precision conversion, it will be served only after
this conversion is completed.
Features
• 8 channels with multiplexed inputs
• 10-bit cascaded potentiometric ADC
• Conversion time 16 micro-seconds (typ.)
• Zero Error (offset) ± 2 LSB max
• Positive External Reference Voltage Range (VAREF) 2.4 to 3.0-volt (typ.)
• ADCIN Range 0 to 3-volt
• Integral non-linearity typical 1 LSB, max. 2 LSB
• Differential non-linearity typical 0.5 LSB, max. 1 LSB
• Conversion Complete Flag or Conversion Complete Interrupt
• Selectable ADC Clock
ADC Port1 I/O Functions
Port 1 pins are general I/O that are shared with the ADC channels. The channel select
bit in ADCF register define which ADC channel/port1 pin will be used as ADCIN. The
remaining ADC channels/port1 pins can be used as general purpose I/O or as the alter-
nate function that is available.
A conversion launched on a channel which are not selected on ADCF register will not
have any effect.
VAREF
VAREF should be connected to a low impedance point and must remain in the range
specified VAREF absolute maximum range (See section “AC-DC”).
. If the ADC is not used, it is recommended to tie VAREF to VAGND.
84
AT89C5115
4128G–8051–02/08
Figure 38. ADC Description
Figure 39 shows the timing diagram of a complete conversion. For simplicity, the figure
depicts the waveforms in idealized form and do not provide precise timing information.
For ADC characteristics and timing parameters refer to the section “AC Characteristics”
of this datasheet.
Figure 39. Timing Diagram
Note: Tsetup min, see the AC Parameter for A/D conversion.
Tconv = 11 clock ADC = 1sample and hold + 10-bit conversion
The user must ensure that Tsetup time between setting ADEN and the start of the first conversion.
ADC Converter
Operation
A start of single A/D conversion is triggered by setting bit ADSST (ADCON.3).
After completion of the A/D conversion, the ADSST bit is cleared by hardware.
The end-of-conversion flag ADEOC (ADCON.4) is set when the value of conversion is
available in ADDH and ADDL, it must be cleared by software. If the bit EADC (IEN1.1) is
set, an interrupt occur when flag ADEOC is set (See Figure 41). Clear this flag for re-
arming the interrupt.
Note: Always leave Tsetup time before starting a conversion unless ADEN is permanently high.
In this case one should wait Tsetup only before the first conversion
Rai
AN0/P1.0
AN1/P1.1
AN2/P1.2
AN3/P1.3
AN4/P1.4
AN5/P1.5
AN6/P1.6
AN7/P1.7
000
001
010
011
100
101
110
111
SCH2
ADCON.2
SCH0
ADCON.0
SCH1
ADCON.1
ADC
CLOCK
ADEN
ADCON.5
ADSST
ADCON.3
ADEOC
ADCON.4
ADC
Interrupt
Request
EADC
IEN1.1
CONTROL
AVSS
Sample and Hold
ADDH
VAREF
R/2R DAC
VAGND
8
10
+
-
ADDL
2
SAR
ADCIN
Cai
ADEN
ADSST
ADEOC
TSETUP
TCONV
CLK
85
AT89C5115
4128G–8051–02/08
The bits SCH0 to SCH2 in ADCON register are used for the analog input channel
selection.
Table 60. Selected Analog input
Voltage Conversion
When the ADCIN is equals to VAREF the ADC converts the signal to 3FFh (full scale). If
the input voltage equals VAGND, the ADC converts it to 000h. Input voltage between
VAREF and VAGND are a straight-line linear conversion. All other voltages will result in
3FFh if greater than VAREF and 000h if less than VAGND.
Note that ADCIN should not exceed VAREF absolute maximum range (See section
“AC-DC”).
Clock Selection
The ADC clock is the same as CPU.
The maximum clock frequency is defined in the DC parmeter for A/D converter. A pres-
caler is featured (ADCCLK) to generate the ADC clock from the oscillator frequency.
if PRS = 0 then F
ADC
= F
periph
/ 64
if PRS > 0 then F
ADC
= F
periph
/ 2 x PRS
Figure 40. A/D Converter Clock
ADC Standby Mode
When the ADC is not used, it is possible to set it in standby mode by clearing bit ADEN
in ADCON register. In this mode the power dissipation is reduced.
IT ADC management
An interrupt end-of-conversion will occurs when the bit ADEOC is activated and the bit
EADC is set. For re-arming the interrupt the bit ADEOC must be cleared by software.
SCH2 SCH1 SCH0 Selected Analog Input
0 0 0 AN0
0 0 1 AN1
0 1 0 AN2
0 1 1 AN3
1 0 0 AN4
1 0 1 AN5
1 1 0 AN6
1 1 1 AN7
Prescaler ADCLK
A/D
Converter
ADC Clock
CPU
CLOCK
CPU Core Clock Symbol
÷
2
86
AT89C5115
4128G–8051–02/08
Figure 41. ADC interrupt structure
Routine Examples
1. Configure P1.2 and P1.3 in ADC channels
// configure channel P1.2 and P1.3 for ADC
ADCF = 0Ch
// Enable the ADC
ADCON = 20h
2. Start a standard conversion
// The variable ’channel’ contains the channel to convert
// The variable ’value_converted’ is an unsigned int
// Clear the field SCH[2:0]
ADCON &= F8h
// Select channel
ADCON |= channel
// Start conversion in standard mode
ADCON |= 08h
// Wait flag End of conversion
while((ADCON & 01h)!= 01h)
// Clear the End of conversion flag
ADCON &= EFh
// read the value
value_converted = (ADDH << 2)+(ADDL)
3. Start a precision conversion (need interrupt ADC)
// The variable ’channel’ contains the channel to convert
// Enable ADC
EADC = 1
// clear the field SCH[2:0]
ADCON &= F8h
// Select the channel
ADCON |= channel
// Start conversion in precision mode
ADCON |= 48h
Note: To enable the ADC interrupt: EA = 1
ADEOC
ADCON.2
EADC
IEN1.1
ADCI
87
AT89C5115
4128G–8051–02/08
Registers
Table 61. ADCF Register
ADCF (S:F6h)
ADC Configuration
Reset Value = 0000 0000b
Table 62. ADCON Register
ADCON (S:F3h)
ADC Control Register
Reset Value = X000 0000b
76543210
CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 0
Bit
Number
Bit
Mnemonic Description
7 - 0 CH 0:7
Channel Configuration
Set to use P1.x as ADC input.
Clear to use P1.x as standart I/O port.
76543210
- PSIDLE ADEN ADEOC ADSST SCH2 SCH1 SCH0
Bit
Number
Bit
Mnemonic Description
7 - Reserved
The value read from these bits are indeterminate. Do not set these bits.
6 PSIDLE
Pseudo Idle Mode (Best Precision)
Set to put in idle mode during conversion
Clear to convert without idle mode.
5 ADEN
Enable/Standby Mode
Set to enable ADC
Clear for Standby mode.
4 ADEOC
End Of Conversion
Set by hardware when ADC result is ready to be read. This flag can generate an
interrupt.
Must be cleared by software.
3 ADSST
Start and Status
Set to start an A/D conversion.
Cleared by hardware after completion of the conversion
2-0 SCH2:0 Selection of Channel to Convert
See Table 60
88
AT89C5115
4128G–8051–02/08
Table 63. ADCLK Register
ADCLK (S:F2h)
ADC Clock Prescaler
Reset Value = XXX0 0000b
Table 64. ADDH Register
ADDH (S:F5h Read Only)
ADC Data High Byte Register
Reset Value = 00h
Table 65. ADDL Register
ADDL (S:F4h Read Only)
ADC Data Low Byte Register
Reset Value = 00h
76543210
- - - PRS 4 PRS 3 PRS 2 PRS 1 PRS 0
Bit
Number
Bit
Mnemonic Description
7 - 5 - Reserved
The value read from these bits are indeterminate. Do not set these bits.
4-0 PRS4:0
Clock Prescaler
Fadc = Fcpuclock/(4*PRS)) in X1 mode
Fadc=Fcpuclock/(2*PRS) in X2 mode
76543210
ADAT 9 ADAT 8 ADAT 7 ADAT 6 ADAT 5 ADAT 4 ADAT 3 ADAT 2
Bit
Number
Bit
Mnemonic Description
7 - 0 ADAT9:2 ADC result
bits 9-2
76543210
- - - - - - ADAT 1 ADAT 0
Bit
Number
Bit
Mnemonic Description
7 - 2 - Reserved
The value read from these bits are indeterminate. Do not set these bits.
1-0 ADAT1:0 ADC result
bits 1-0
89
AT89C5115
4128G–8051–02/08
Interrupt System
Introduction
The T89C5115 has a total of 8 interrupt vectors: two external interrupts (INT0 and
INT1), three timer interrupts (timers 0, 1 and 2), a serial port interrupt, a PCAand an
ADC. These interrupts are shown below.
Figure 42. Interrupt Control System
EX0
IEN0.0
00
01
10
11
External
Interrupt 0
INT0#
EX1
IEN0.2
External
Interrupt 1
INT1#
ET0
IEN0.1
Timer 0
EC
IEN0.6
PCA
ET1
IEN0.3
Timer 1
ES
IEN0.4
UART
Interrupt Enable Lowest Priority Interrupts
Highest
Priority Enable
00
01
10
11
00
01
10
11
00
01
10
11
00
01
10
11
00
01
10
11
Priority
Interrupts
AIN1:0
IPH/L
Timer 2
00
01
10
11
ET2
IEN0.5
TxD
RxD
CEX0:1
ADC
00
01
10
11
EADC
IEN1.1
EA
IEN0.7
90
AT89C5115
4128G–8051–02/08
Each of the interrupt sources can be individually enabled or disabled by setting or clear-
ing a bit in the Interrupt Enable register. This register also contains a global disable bit
which must be cleared to disable all the interrupts at the same time.
Each interrupt source can also be individually programmed to one of four priority levels
by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the
bit values and priority levels associated with each combination.
Table 66. Priority Level bit Values
A low-priority interrupt can be interrupted by a high priority interrupt but not by another
low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt
source.
If two interrupt requests of different priority levels are received simultaneously, the
request of the higher priority level is serviced. If interrupt requests of the same priority
level are received simultaneously, an internal polling sequence determines which
request is serviced. Thus within each priority level there is a second priority structure
determined by the polling sequence, See Table 67.
Table 67. Interrupt Priority Within Level
IPH.x IPL.x Interrupt Level Priority
0 0 0 (Lowest)
011
102
1 1 3 (Highest)
Interrupt Name Interrupt Address Vector Priority Number
External interrupt (INT0) 0003h 1
Timer0 (TF0) 000Bh 2
External interrupt (INT1) 0013h 3
Timer 1 (TF1) 001Bh 4
PCA (CF or CCFn) 0033h 5
UART (RI or TI) 0023h 6
Timer 2 (TF2) 002Bh 7
ADC (ADCI) 0043h 9
91
AT89C5115
4128G–8051–02/08
Registers
Figure 43. IEN0 Register
IEN0 (S:A8h)
Interrupt Enable Register
Reset Value = 0000 0000b
bit addressable
76543210
EA EC ET2 ES ET1 EX1 ET0 EX0
Bit
Number
Bit
Mnemonic Description
7 EA
Enable All Interrupt bit
Clear to disable all interrupts.
Set to enable all interrupts.
If EA=1, each interrupt source is individually enabled or disabled by setting or
clearing its interrupt enable bit.
6 EC
PCA Interrupt Enable
Clear to disable the PCA interrupt.
Set to enable the PCA interrupt.
5 ET2
Timer 2 Overflow Interrupt Enable bit
Clear to disable Timer 2 overflow interrupt.
Set to enable Timer 2 overflow interrupt.
4 ES
Serial port Enable bit
Clear to disable serial port interrupt.
Set to enable serial port interrupt.
3 ET1
Timer 1 Overflow Interrupt Enable bit
Clear to disable timer 1 overflow interrupt.
Set to enable timer 1 overflow interrupt.
2 EX1
External Interrupt 1 Enable bit
Clear to disable external interrupt 1.
Set to enable external interrupt 1.
1 ET0
Timer 0 Overflow Interrupt Enable bit
Clear to disable timer 0 overflow interrupt.
Set to enable timer 0 overflow interrupt.
0 EX0
External Interrupt 0 Enable bit
Clear to disable external interrupt 0.
Set to enable external interrupt 0.
92
AT89C5115
4128G–8051–02/08
Figure 44. IEN1 Register
IEN1 (S:E8h)
Interrupt Enable Register
Reset Value = xxxx x000b
bit addressable
76543210
- - - - - - EADC -
Bit
Number
Bit
Mnemonic Description
7 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
6 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
5 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
4 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
3 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
2 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
1 EADC
ADC Interrupt Enable bit
Clear to disable the ADC interrupt.
Set to enable the ADC interrupt.
0 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
93
AT89C5115
4128G–8051–02/08
Table 68. IPL0 Register
IPL0 (S:B8h)
Interrupt Enable Register
Reset Value = X000 0000b
bit addressable
76543210
- PPC PT2 PS PT1 - PT0 -
Bit
Number
Bit
Mnemonic Description
7 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
6 PPC PCA Interrupt Priority bit
Refer to PPCH for priority level
5 PT2 Timer 2 Overflow Interrupt Priority bit
Refer to PT2H for priority level.
4 PS Serial Port Priority bit
Refer to PSH for priority level.
3 PT1 Timer 1 Overflow Interrupt Priority bit
Refer to PT1H for priority level.
2 PX1 External Interrupt 1 Priority bit
Refer to PX1H for priority level.
1 PT0 Timer 0 Overflow Interrupt Priority bit
Refer to PT0H for priority level.
0 PX0 External Interrupt 0 Priority bit
Refer to PX0H for priority level.
94
AT89C5115
4128G–8051–02/08
Table 69. IPL1 Register
IPL1 (S:F8h)
Interrupt Priority Low Register 1
Reset Value = XXXX X000b
bit addressable
76543210
- - - - - POVRL PADCL -
Bit
Number
Bit
Mnemonic Description
7 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
6 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
5 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
4 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
3 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
2 POVRL Timer Overrun Interrupt Priority Level Less Significant bit
Refer to PI2CH for priority level.
1 PADCL ADC Interrupt Priority Level Less Significant bit
Refer to PSPIH for priority level.
0 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
95
AT89C5115
4128G–8051–02/08
Table 70. IPH0 Register
IPH0 (B7h)
Interrupt High Priority Register
Reset Value = X000 0000b
76543210
- PPCH PT2H PSH PT1H PX1H PT0H PX0H
Bit
Number
Bit
Mnemonic Description
7 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
6 PPCH
PCA Interrupt Priority Level Most Significant bit
PPCH PPC Priority level
0 0 Lowest
0 1
1 0
1 1 Highest priority
5 PT2H
Timer 2 Overflow Interrupt High Priority bit
PT2H PT2 Priority Level
0 0 Lowest
0 1
1 0
1 1 Highest
4 PSH
Serial Port High Priority bit
PSH PS Priority Level
0 0 Lowest
0 1
1 0
1 1 Highest
3 PT1H
Timer 1 Overflow Interrupt High Priority bit
PT1H PT1 Priority Level
0 0 Lowest
0 1
1 0
1 1 Highest
2 PX1H
External Interrupt 1 High Priority bit
PX1H PX1 Priority Level
0 0 Lowest
0 1
1 0
1 1 Highest
1 PT0H
Timer 0 Overflow Interrupt High Priority bit
PT0H PT0 Priority Level
0 0 Lowest
0 1
1 0
1 1 Highest
0 PX0H
External Interrupt 0 High Priority bit
PX0H PX0 Priority Level
0 0 Lowest
0 1
1 0
1 1 Highest
96
AT89C5115
4128G–8051–02/08
Table 71. IPH1 Register
IPH1 (S:F7h)
Interrupt high priority Register 1
Reset Value = XXXX X000b
76543210
- - - - - POVRH PADCH -
Bit
Number
Bit
Mnemonic Description
7 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
6 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
5 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
4 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
3 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
2 POVRH
Timer Overrun Interrupt Priority Level Most Significant bit
POVRH POVRLPriority level
0 0 Lowest
0 1
1 0
1 1 Highest
1 PADCH
ADC Interrupt Priority Level Most Significant bit
PADCH PADCL Priority level
0 0 Lowest
0 1
1 0
1 1 Highest
0 - Reserved
The value read from this bit is indeterminate. Do not set this bit.
97
AT89C5115
4128G–8051–02/08
Electrical Characteristics
DC Parameters for
Standard Voltage
T
A
= -40°C to +85°C; V
SS
= 0 V; V
CC
= 3 volts to 5.5 volts; F = 0 to 40 MHz
Notes: 1. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature.
2. Flash retention is guaranteed with the same formula for V
CC
min down to 0V.
Absolute Maximum Ratings*
I = industrial ....................................................... -40°C to 85°C
Storage Temperature ................................... -65°C to + 150°C
Voltage on V
CC
from V
SS
.....................................-0.5V to + 6V
Voltage on Any Pin from V
SS
.....................-0.5V to V
CC
+ 0.2V
Power Dissipation ............................................................. 1 W
*NOTICE:
S
tresses at or above those listed under “Abso-
lute Maximum Ratings” may cause permanent
damage to the device. This is a stress rating only
and functional operation of the device at these or
any other conditions above those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions may affect device reliability.
Power Dissipation value is based on the maxi-
mum allowable die temperature and the thermal
resistance of the package.
Table 72. DC Parameters in Standard Voltage
Symbol Parameter Min Typ(1) Max Unit Test Conditions
VIL Input Low Voltage -0.5 0.2Vcc - 0.1 V
VIH Input High Voltage except XTAL1, RST 0.2 VCC + 0.9 VCC + 0.5 V
VIH1(2) Input High Voltage, XTAL1, RST 0.7 VCC VCC + 0.5 V
VOL Output Low Voltage, ports 1, 2, 3 and 4(3)
0.3
0.45
1.0
V
V
V
IOL = 100 µA
IOL = 1.6 mA
IOL = 3.5 mA
VOH Output High Voltage, ports 1, 2, 3, 4 and 5
VCC - 0.3
VCC - 0.7
VCC - 1.5
V
V
V
IOH = -10 µA
IOH = -30 µA
IOH = -60 µA
VCC = 5V ± 10%
RRST RST Pulldown Resistor 50 90 200 kΩ
IIL Logical 0 Input Current ports 1, 2, 3 and 4 -50 µA Vin = 0.45V
ILI Input Leakage Current ±10 µA 0.45V < Vin < VCC
ITL
Logical 1 to 0 Transition Current, ports 1, 2, 3
and 4 -650 µA Vin = 2.0V
CIO Capacitance of I/O Buffer 10 pF Fc = 1 MHz
TA = 25°C
IPD Power-down Current 160 400 µA 3V < VCC < 5.5V(4)
ICC Power Supply Current
ICCOP = 0.7 Freq (MHz) + 3 mA
ICC_FLASH_WRITE(7) =0.4 Freq (MHz) + 20
mA
ICCIDLE = 0.6 Freq (MHz) + 2 mA
3V < VCC < 5.5V(1)(2)
98
AT89C5115
4128G–8051–02/08
3. Under steady state (non-transient) conditions, I
OL
must be externally limited as follows:
Maximum I
OL
per port pin: 10 mA
Maximum I
OL
per 8-bit port:
Ports 1, 2 and 3: 15 mA
Maximum total I
OL
for all output pins: 71 mA
If I
OL
exceeds the test condition, V
OL
may exceed the related specification. Pins are not guaranteed to sink current greater
than the listed test conditions.
4. Power-down I
CC
is measured with all output pins disconnected; XTAL2 NC.; RST = V
SS
(See Figure 47.).
5. Idle I
CC
is measured with all output pins disconnected; XTAL1 driven with T
CLCH
, T
CHCL
= 5 ns, V
IL
= V
SS
+ 0.5V, V
IH
= V
CC
-
0.5V; XTAL2 N.C; RST = V
SS
(See Figure 46.).
6. Operating I
CC
is measured with all output pins disconnected; XTAL1 driven with T
CLCH
, T
CHCL
= 5 ns (See Figure 48.), V
IL
=
V
SS
+ 0.5V, V
IH
= V
CC
- 0.5V; XTAL2 N.C.; RST = V
CC
. I
CC
would be slightly higher if a crystal oscillator used (See Figure
45.).
7. ICC_FLASH_WRITE operating current while a Flash block write is on going.
Figure 45. I
CC
Test Condition, Active Mode
Figure 46. I
CC
Test Condition, Idle Mode
VaVcc
VCC
ICC
(NC)
CLOCK
SIGNAL
VCC
All other pins are disconnected.
RST
XTAL2
XTAL1
VSS
VCC
VAGND
RST
XTAL2
XTAL1
VCC
ICC
(NC)
VaVcc
VCC
All other pins are disconnected.
CLOCK
SIGNAL
VSS
VAGND
99
AT89C5115
4128G–8051–02/08
Figure 47. I
CC
Test Condition, Power-down Mode
Figure 48. Clock Signal Waveform for I
CC
Tests in Active and Idle Modes
DC Parameters for A/D
Converter
Table 73. DC Parameters for AD Converter in Precision Conversion
Notes: 1. Typicals are based on a limited number of samples and are not guaranteed.
2. With ADC enabled.
VaVcc
RST
XTAL2
XTAL1
VSS
VCC
ICC
(NC)
VCC
All other pins are disconnected.
VAGND
VCC-0.5V
0.45V
0.7VCC
0.2VCC-0.1
TCLCH
TCHCL
TCLCH = TCHCL = 5ns.
Symbol Parameter Min Typ(1) Max Unit Test Conditions
AVin Analog input voltage Vss- 0.2
Max Vref
+ 0.6 V
VaVcc Analog supply voltage Vref Vcc
Vcc
+
10% V
Rref(2) Resistance between Vref and Vss 12 16 24 KΩ
Vref Reference voltage 2.40 3.00 V
Rai Analog input Resistor 400 ΩDuring sampling
Cai Analog input Capacitance 60 pF During sampling
INL Integral non linearity 1 2 lsb
DNL Differential non linearity 0.5 1 lsb
OE Offset error -2 2 lsb
100
AT89C5115
4128G–8051–02/08
AC Parameters
Serial Port Timing - Shift
Register Mode
Table 74. Symbol Description (F = 40 MHz)
Table 76. AC Parameters for a Variable Clock
Symbol Parameter
TXLXL Serial port clock cycle time
TQVHX Output data set-up to clock rising edge
TXHQX Output data hold after clock rising edge
TXHDX Input data hold after clock rising edge
TXHDV Clock rising edge to input data valid
Table 75. AC Parameters for a Fix Clock (F = 40 MHz)
Symbol Min Max Units
TXLXL 300 ns
TQVHX 200 ns
TXHQX 30 ns
TXHDX 0 ns
TXHDV 117 ns
Symbol Type
Standard
Clock X2 Clock
x parameter
for -M range Units
TXLXL Min 12 T 6 T ns
TQVHX Min 10 T - x 5 T - x 50 ns
TXHQX Min 2 T - x T - x 20 ns
TXHDX Min x x 0 ns
TXHDV Max 10 T - x 5 T- x 133 ns
101
AT89C5115
4128G–8051–02/08
Shift Register Timing Waveforms
External Clock Drive
Characteristics (XTAL1)
Table 77. AC Parameters
External Clock Drive
Waveforms
AC Testing Input/Output Waveforms
AC inputs during testing are driven at V
CC
- 0.5 for a logic “1” and 0.45V for a logic “0”.
Timing measurement are made at V
IH
min for a logic “1” and V
IL
max for a logic “0”.
Float Waveforms
VALID VALID VALIDVALID VALID
VALID
INPUT DATA
VALID
0 1 2 3 4 5 6 87
CLOCK
OUTPUT DATA
WRITE to SBUF
CLEAR RI
TXLXL
TQVXH
TXHQX
TXHDV
TXHDX SET TI
SET RI
INSTRUCTION
0 1 2 3 4 5 6 7
VALID
Symbol Parameter Min Max Units
TCLCL Oscillator Period 25 ns
TCHCX High Time 5 ns
TCLCX Low Time 5 ns
TCLCH Rise Time 5 ns
TCHCL Fall Time 5 ns
TCHCX/TCLCX Cyclic ratio in X2 Mode 40 60 %
VCC-0.5V
0.45V
0.7VCC
0.2VCC-0.1
TCHCL TCLCX
TCLCL
TCLCH
TCHCX
INPUT/OUTPUT 0.2 VCC + 0.9
0.2 VCC - 0.1
VCC -0.5V
0.45 V
FLOAT
VOH - 0.1V
VOL + 0.1V
VLOAD VLOAD + 0.1V
VLOAD - 0.1V
102
AT89C5115
4128G–8051–02/08
For timing purposes as port pin is no longer floating when a 100 mV change from load
voltage occurs and begins to float when a 100 mV change from the loaded V
OH
/V
OL
level
occurs. I
OL
/I
OH
≥ ± 20mA.
Clock Waveforms Valid in normal clock mode. In X2 Mode XTAL2 must be changed to XTAL2/2.
Flash/EEPROM Memory
Table 78. Memory AC Timing
V
cc
= 3.0V to 5.5V, T
A
= -40°C to +85°C
Figure 49. Flash Memory - Internal Busy Waveforms
A/D Converter
Table 79. AC Parameters for A/D Conversion
Symbol Parameter Min Typ Max Unit
TBHBL
Flash/EEPROM Internal Busy
(Programming) Time 13 17 ms
NFCY
Number of Flash/EEPROM Erase/Write
Cycles 100 000 cycles
TFDR Flash/EEPROM Data Retention Time 10 years
FBUSY bit TBHBL
Symbol Parameter Min Typ Max Unit
TSETUP 4 µs
ADC Clock Frequency 700 KHz
103
AT89C5115
4128G–8051–02/08
Ordering Information
Table 80. Possible Order Entries
Part-Number Memory Size
Supply
Voltage
Temperature
Range
Max
Frequency Package Packing
T89C5115-SISIM
OBSOLETET89C5115-TISIM
T89C5115-RATIM
AT89C5115-SISUM 16K 5V Industrial & Green 40 MHz PLCC28 Stick
AT89C5115-TISUM 16K 5V Industrial & Green 40 MHz SOIC28 Stick
AT89C5115-RATUM 16K 5V Industrial & Green 40 MHz VQFP32 Tray
104
AT89C5115
4128G–8051–02/08
Package Drawings
VQFP32
105
AT89C5115
4128G–8051–02/08
PLCC28
106
AT89C5115
4128G–8051–02/08
SOIC24
107
AT89C5115
4128G–8051–02/08
SOIC28
108
AT89C5115
4128G–8051–02/08
Datasheet Revision
History for T89C5115
Changes from 4128A-
01/03 to 4128B-06/03
1. Changed the endurance of Flash to 100, 000 Write/Erase cycles.
2. Added note on Flash retention formula for V
IH1
, in Section "Electrical Character-
istics", page 97.
Changes from 4128B-
06/03 to 4128C-12/03
1. Changed value of IPDMAX to 400, Section “Electrical Characteristics”, page 97.
2. PCA , CPS0, register correction, Section “PCA Registers”, page 78.
3. Cross Memory section added Section “Operation Cross Memory Access”,
page 42.
Changes from 4128C -
12/03 to 4128D - 01/05
1. Various minor corrections throughout the document.
Changes from 4128D -
01/05 to 4128E - 10/05
1. Added green product ordering information.
Changes from 4128E -
10/05 to 4182F - 06/05
1. Minor corrections throughout the document.
Changes from 4182F -
06/05 to 4182G - 01/08
1. Removed non-green part numbers from ordering information.
Table of Contents
i
Features ................................................................................................. 1
Description ............................................................................................ 2
Block Diagram ....................................................................................... 2
Pin Configurations ................................................................................ 3
Pin Description...................................................................................... 5
I/O Configurations ................................................................................................. 7
Port Structure ....................................................................................................... 7
Read-Modify-Write Instructions ............................................................................ 8
Quasi Bi-directional Port Operation...................................................................... 8
SFR Mapping ....................................................................................... 10
Clock .................................................................................................... 14
Description ......................................................................................................... 14
Register .............................................................................................................. 17
Power Management ............................................................................ 18
Reset Pin .............................................................................................. 18
At Power-up (cold reset)..................................................................................... 18
During a Normal Operation (Warm Reset) ......................................................... 19
Watchdog Reset ................................................................................................. 19
Reset Recommendation to Prevent Flash Corruption ......................................... 20
Idle Mode............................................................................................................ 20
Power-down Mode ............................................................................................. 20
Registers ............................................................................................................. 23
Data Memory ....................................................................................... 24
Internal Space .................................................................................................... 24
Dual Data Pointer ............................................................................................... 26
Registers ............................................................................................................ 27
EEPROM Data Memory ....................................................................... 29
Write Data in the Column Latches...................................................................... 29
Programming...................................................................................................... 29
Read Data .......................................................................................................... 29
Examples............................................................................................................ 30
Registers ............................................................................................................ 31
ii
Program/Code Memory ...................................................................... 32
Flash Memory Architecture ................................................................................ 32
Overview of FM0 Operations.............................................................................. 34
Registers ............................................................................................................ 40
Operation Cross Memory Access ..................................................... 42
Sharing Instructions ........................................................................... 43
In-System Programming (ISP) ........................................................... 45
Flash Programming and Erasure ....................................................................... 45
Boot Process ...................................................................................................... 46
Application-Programming-Interface.................................................................... 46
XROW Bytes ...................................................................................................... 47
Hardware Conditions .......................................................................................... 47
Hardware Security Byte...................................................................................... 48
Serial I/O Port ...................................................................................... 49
Framing Error Detection .................................................................................... 49
Automatic Address Recognition ......................................................................... 50
Given Address.................................................................................................... 50
Broadcast Address ............................................................................................. 51
Registers ............................................................................................................. 52
..................................................................................Timers/Counters 55
Timer/Counter Operations .................................................................................. 55
Timer 0 ............................................................................................................... 55
Timer 1 ............................................................................................................... 57
Interrupt .............................................................................................................. 58
Registers ............................................................................................................ 59
Timer 2 ................................................................................................. 62
Auto-Reload Mode ............................................................................................. 62
Programmable Clock-Output .............................................................................. 63
Registers ............................................................................................................ 64
Watchdog Timer .................................................................................. 67
Watchdog Programming...................................................................................... 68
Watchdog Timer During Power-down Mode and Idle ...................... 69
Register .............................................................................................................. 69
Programmable Counter Array (PCA) ................................................. 71
Table of Contents
iii
PCA Timer .......................................................................................................... 71
PCA Modules ..................................................................................................... 73
PCA Interrupt...................................................................................................... 74
PCA Capture Mode ............................................................................................ 74
16-bit Software Timer Mode ............................................................................... 75
High Speed Output Mode................................................................................... 76
Pulse Width Modulator Mode ............................................................................. 76
PCA Registers.................................................................................................... 78
Analog-to-Digital Converter (ADC) .................................................... 83
Features ............................................................................................................. 83
ADC Port1 I/O Functions .................................................................................... 83
VAREF ............................................................................................................... 83
ADC Converter Operation .................................................................................. 84
Voltage Conversion ............................................................................................ 85
Clock Selection................................................................................................... 85
ADC Standby Mode............................................................................................ 85
IT ADC management.......................................................................................... 85
Routine Examples .............................................................................................. 86
Registers ............................................................................................................. 87
Interrupt System ................................................................................. 89
Introduction......................................................................................................... 89
Registers ............................................................................................................ 91
Electrical Characteristics ................................................................... 97
DC Parameters for Standard Voltage .......................................................................... 97
Absolute Maximum Ratings* .............................................................................. 97
DC Parameters for A/D Converter...................................................................... 99
AC Parameters................................................................................................. 100
Ordering Information ........................................................................ 103
Package Drawings ............................................................................ 104
VQFP32............................................................................................................ 104
PLCC28 ............................................................................................................ 105
SOIC24............................................................................................................. 106
SOIC28............................................................................................................. 107
Datasheet Revision History for T89C5115...................................... 108
Changes from 4128A-01/03 to 4128B-06/03.................................................... 108
Changes from 4128B-06/03 to 4128C-12/03 ................................................... 108
iv
AT89C5115
4128G–8051–02/08
Changes from 4128C -12/03 to 4128D - 01/05................................................. 108
Changes from 4128D - 01/05 to 4128E - 10/05................................................ 108
Changes from 4128E - 10/05 to 4182F - 06/05 ................................................ 108
Changes from 4182F - 06/05 to 4182G - 01/08................................................ 108
Printed on recycled paper.
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard
warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any
errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and
does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are
granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use
as critical components in life support devices or systems.
Atmel Corporation Atmel Operations
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Regional Headquarters
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Memory
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
e-mail
literature@atmel.com
4128G–8051–02/08 /0M
© Atmel Corporation 2008. All rights reserved. Atmel®, logo and combinations thereof, and Everywhere You Are® are the trademarks or regis-
tered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.