HCF4021BM1 - STMicroelectronics - Datasheet.Directory

1/11Septe mber 2001

■MEDIUM SPEED OPERATION : 12 MHz

(Typ.) CLOCK RATE AT VDD - VSS = 10 V

■FULLY STATIC OPERATION

■8 MASTER-SLAVE FLIP - FL O PS PL U S

OUTPUT BUFFERING AND CONTROL

GATING

■QUIESCENT CURRENT SPECIFIED UP TO

20V

■5V, 10V AND 15V PARAMETRIC RATINGS

■INPUT LEAKAGE CURRENT

II = 100nA (MAX) AT VDD = 18V TA = 25°C

■100% TESTED FOR QUIESCENT CURRENT

■MEETS ALL REQUIREMENTS OF JEDEC

JESD13B " STANDARD SPECIFICATIONS

FOR DESCRI PTION OF B SERIES CMOS

DEVICES"

DESCRIPTION

The HCF4021B is a monolithic integrated circuit

fabricated in Metal Oxide Semiconductor

technology available in DIP and SOP packages.

This device is an 8-stage parallel or serial input/

serial output register having common CLOCK and

PARALLEL/SERIAL CONTROL inputs, a single

SERIAL data input, and individual parallel "JAM"

inputs to each register stage. Each regist er stage

is a D-type, m aster-slave flip-flop in addi tion to an

output from stage 8, "Q" outputs are also available

from stages 6 and 7. Serial entry is synchronous

with the clock but parallel entry is asynchronous.

In this device, entry is controlled by the

PARALLEL/SERIAL CONTROL input. When the

PARA LLEL/SERIA L CONTROL input is low, dat a

is serially shifted into the 8-stage register

synchronously with the positive transition of he

clock line. When the PARALLEL/SERIAL

CONTROL input is high, data is jammed into the

8-stage register via the parallel input lines and

synchronous with the positive transition of the

clock line, the CLOCK input of the internal stage is

"forced" when asynchronous parallel entry is

made. Register expansion using multiple package

is permitted.

HCF4021B

ASYNCHRONOUS PARALLEL IN OR SYNCHRONOUS

SERIAL IN/SERIAL OUT 8 - STAGE STATIC SHIFT REGISTER

PIN CONNECTION

ORDER CODES

PACKAGE TUBE T & R

DIP HCF4021BEY

SOP HCF4021BM1 HCF4021M013TR

DIP SOP

HCF4021B

2/11

IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

TRUTH TABLE

X : Don’t Care

LOGIC DIAGRAM

PIN No SYMBOL NAME AND FUNCTION

7, 6, 5, 4, 13,

14, 15, 1 PI1 to PI8 Parallel Input

11 SERIAL IN Serial Input

9PARALLEL/

SERIAL

CONTROL

Parallel/Serial Input Con-

trol

10 CLOCK Clock Input

2, 3, 12 Q6, Q7, Q8 Buffered Outputs

8VSS Negative Supply Voltage

16 VDD Positive Supply Voltage

CLOCK SERIAL INPUT PARALLEL/

SERIAL

CONTROL PI - 1 PI - n Q1

(INTERNAL) Qn

XX10000

XX10101

XX11010

XX11111

00XX0

- 1

10XX1

- 1

XXXX

HCF4021B

3/11

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is

not implied.

All vo l tage v al ues are re ferred t o VSS pin vo l tage .

RECOMMENDE D OPERATING CONDITIONS

Symbol Parameter Value Unit

VDD Supply Voltage -0.5 to +22 V

VIDC Input Voltage -0.5 to VDD + 0.5 V

IIDC Input Current ± 10 mA

PDPower Dissipation per Package 200 mW

Power Dissipation per Output Transistor 100 mW

Top Operating Temperature -55 to +125 °C

Tstg Storage Temperature -65 to +150 °C

Symbol Parameter Value Unit

VDD Supply Voltage 3 to 20 V

VIInput Voltage 0 to VDD V

Top Operating Temperature -55 to 125 °C

HCF4021B

4/11

DC SPECIFICATI ONS

Th e Noi se Ma rgi n for both " 1" and " 0" le vel is: 1V min. with VDD=5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V

Symbol Parameter

Test Condition Value

Unit

(V) VO

(V) |IO|

(µA) VDD

(V)

TA = 25°C -40 to 85°C -55 to 125°C

Min. Typ. Max. Min. Max. Min. Max.

ILQuiescent Current 0/5 5 0.04 5 150 150

µA

0/10 10 0.04 10 300 300

0/15 15 0.04 20 600 600

0/20 20 0.08 100 3000 3000

VOH High Level Output

Voltage 0/5 <1 5 4.95 4.95 4.95 V0/10 <1 10 9.95 9.95 9.95

0/15 <1 15 14.95 14.95 14.95

VOL Low Level Output

Voltage 5/0 <1 5 0.05 0.05 0.05 V10/0 <1 10 0.05 0.05 0.05

15/0 <1 15 0.05 0.05 0.05

VIH High Level Input

Voltage 0.5/4.5 <1 5 3.5 3.5 3.5 V1/9 <1 10 7 7 7

1.5/13.5 <1 15 11 11 11

VIL Low Level Input

Voltage 4.5/0.5 <1 5 1.5 1.5 1.5 V9/1 <1 10 3 3 3

13.5/1.5 <1 15 4 4 4

IOH Output Drive

Current 0/5 2.5 <1 5 -1.36 -3.2 -1.1 -1.1

0/5 4.6 <1 5 -0.44 -1 -0.36 -0.36

0/10 9.5 <1 10 -1.1 -2.6 -0.9 -0.9

0/15 13.5 <1 15 -3.0 -6.8 -2.4 -2.4

IOL Output Sink

Current 0/5 0.4 <1 5 0.44 1 0.36 0.36 mA0/10 0.5 <1 10 1.1 2.6 0.9 0.9

0/15 1.5 <1 15 3.0 6.8 2.4 2.4

IIInput Leakage

Current 0/18 Any Input 18 ±10-5 ±0.1 ±1±1µA

CIInput Capacitance Any Input 5 7.5 pF

HCF4021B

5/11

DYNAMIC ELECTRI CAL CHARACTERISTICS (Tamb = 25°C, CL = 50pF, RL = 200KΩ, tr = tf = 20 ns)

(* ) T ypic al temperat ure coefficient f or all VDD value is 0.3 %/°C.

(1) If more than one unit is cascaded trCL should be made less than or equal to the sum of the transition time and the fixed propagation delay

of t he output of the dri ving st age of the est i m ated cap acitive load.

Symbol Parameter Test Cond ition Valu e (*) U nit

VDD (V) Min. Typ. Max.

CLOCKED OPERATION

tPLH tPHL Propagation Delay Time 5 160 320 ns10 80 160

15 60 120

tTHL tTLH Transition Time 5 100 2 00 ns10 50 100

15 40 80

fCL (1) Maximum Clock Input

Frequency 536

MHz10 6 12

15 8.5 17

tWClock Pulse Width 5 180 90 ns10 80 40

15 50 25

tr , tf Clock Input Rise or Fall

Time 515

µs10 15

15 15

tsetup Setup Time, serial Input

(ref to CL) 5 120 60 ns10 80 40

15 60 30

tsetup Setup Time, Parallel Inputs

(ref to P/S) 55025

ns10 30 15

15 20 10

thold Hold Time, serial in,

parallel in, parallel /serial

control

ns10 0

15 0

tWH P/S Pulse Widht 5 160 80 ns10 80 40

15 50 25

trem P/S Removal Time (ref to

CL) 5 280 140 ns10 140 70

15 100 50

HCF4021B

6/11

TEST CIRCUIT

CL = 50p F or equi valent (includes jig and probe ca pacit ance)

RL = 200KΩ

RT = ZOUT of pulse generator (typically 50Ω)

WAVEFORM 1 : PROPAGATION DELAY TIMES, CLOCK PULSE WIDTH (f =1MHz; 50% duty cyc le)

HCF4021B

7/11

WAVEFORM 2 : SETUP AND HOLD TIMES (SI TO CLOCK) (f=1MHz; 50% duty cycle)

WAVEFORM 3 : SETUP AND HOLD TIME (PI TO P/S) (f=1MHz; 50% duty cycle)

HCF4021B

8/11

WAVEFORM 4 : PULSE WIDTH AND REMOVAL TIME (P/S TO CLOCK) (f =1MHz; 50% duty cycle)

HCF4021B

9/11

DIM. mm. inch

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 0.77 1.65 0.030 0.065

b 0.5 0.020

b1 0.25 0.010

D 20 0.787

E 8.5 0.335

e 2.54 0.100

e3 17.78 0.700

F 7.1 0.280

I 5.1 0.201

L 3.3 0.130

Z 1.27 0.050

Plastic DIP-16 (0.25) MECHANICAL DATA

P001C

HCF4021B

10/11

DIM. mm. inch

MIN. TYP MAX. MIN. TYP. MAX.

A 1.75 0.068

a1 0.1 0.2 0.003 0.007

a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019

c1 45° (typ.)

D 9.8 10 0.385 0.393

E 5.8 6.2 0.228 0.244

e 1.27 0.050

e3 8.89 0.350

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.62 0.024

S8° (max.)

SO-16 MECHANICAL DATA

PO13H

HCF4021B

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the

consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from

its use. No l i cens e is gra nte d by imp lica tion or oth erwise under a ny patent or patent rights of STMicroelec tronics. Spec ificat ions

mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information

previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or

systems with out expres s written approval of STMicroelec tronics .

STM icroel ectron ics GROUP OF COM PA NI ES

Austral i a - Braz il - China - Fi nl and - F rance - Germany - Hong Kong - I ndi a - Ita l y - Jap an - Ma l aysia - Ma l ta - Morocc o

Singapore - Sp ain - Sweden - Sw i tze rl and - United K i ngdom