○Product structure：Silicon integrated circuit ○This product is not designed protection against radioactive rays
1/35
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111・14・001
www.rohm.com
25.Dec.2015 Rev.004
Gate Driver Providing Galvanic isolation Series
Isolation voltage 2500Vrms
1ch Gate Driver Providing Galvanic Isolation
BM6104FV-C
General Description
The BM6104FV-C is a gate driver with isolation voltage
2500Vrms, I/O delay time of 150ns, and minimum input
pulse width of 90ns, and incorporates the fault signal
output functions, undervoltage lockout (UVLO) function,
and short current protection (SCP, DESAT) function.
Features
Providing Galvanic Isolation
Active Miller Clamping
Fault Signal Output Function
(Adjustable Output Holding Time)
Undervoltage Lockout Function
Short Current Protection Function
(Adjustable Reset Time)
Soft Turn-Off Function For Short Current Protection
(Adjustable Turn-Off Time)
Supporting Negative VEE2
Output State Feedback Function
UL1577 Recognized:File No. E356010
AEC-Q100 Qualified(Note 1)
(Note 1:Grade1)
Key Specifications
Isolation Voltage: 2500Vrms
Maximum Gate Drive Voltage: 24V
I/O Delay Time: 150ns(Max)
Minimum Input Pulse Width: 90ns(Max)
Package W(Typ) x D(Typ) x H(Max)
SSOP-B20W 6.50mm x 8.10mm x 2.01mm
Applications
IGBT Gate Driver
MOSFET Gate Driver
Typical Application Circuits
Figure 1. For using 4-pin IGBT (for using SCP function)
Figure 2. For using 3-pin IGBT (for using DESAT function)
PROOUT
VEE2
OUT1L
OUT1H
VCC2
VREG
OUT2
GND2
VEE2
SCPIN
GND1
OSFB
INB
FLTRLS
VCC1
FLT
INA
ENA
TEST
GND1
S
Q
R
UVLO
FLT
Timer
LOGIC
S
Q
R
FB
Regulator
+
-
UVLO
Latch
INA
ENA
+
-
+
-
LOGIC
PROOUT
VEE2
OUT1L
OUT1H
VCC2
VREG
OUT2
GND2
VEE2
SCPIN
GND1
OSFB
INB
FLTRLS
VCC1
FLT
INA
ENA
TEST
GND1
S
Q
R
UVLO
FLT
Timer
LOGIC
S
Q
R
FB
+
-
+
-
Regulator
+
-
UVLO
LOGIC
Latch
INA
ENA
1pin
1pin
Datashee
t
2/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Recommended Range Of External Constants
Pin Name
Symbol
Recommended Value
Unit
Min
Typ
Max
FLTRLS
CFLTRLS
-
0.01
0.47
µF
RFLTRLS
50
200
1000
kΩ
VREG
CVREG
1.0
3.3
10.0
µF
VCC1
CVCC1
0.1
1.0
-
µF
VCC2
CVCC2
0.33
-
-
µF
Pin Configurations
Pin Descriptions
Pin No.
Pin Name
Function
1
SCPIN
Short current detection pin
2
VEE2
Output-side negative power supply pin
3
GND2
Output-side ground pin
4
OUT2
MOSFET control pin for Miller Clamp
5
VREG
Power supply pin for driving MOSFET for Miller Clamp
6
VCC2
Output-side positive power supply pin
7
OUT1H
Source side output pin
8
OUT1L
Sink side output pin
9
VEE2
Output-side negative power supply pin
10
PROOUT
Soft turn-off pin
11
GND1
Input-side ground pin
12
OSFB
Output state feedback output pin
13
INB
Control input pin B
14
FLTRLS
Fault output holding time setting pin
15
VCC1
Input-side power supply pin
16
FLT
Fault output pin
17
INA
Control input pin A
18
ENA
Input enabling signal input pin
19
TEST
Mode setting pin
20
GND1
Input-side ground pin
(TOP VIEW)
8
GND1
SCPIN
20
1
8
TEST
VEE2
19
2
8
ENA
GND2
18
3
8
INA
OUT2
17
4
8
FLT
VREG
16
5
8
VCC1
VCC2
15
6
8
FLTRLS
OUT1H
14
7
8
INB
OUT1L
8
8
OSFB
VEE2
12
9
8
GND1
PROOUT
11
10
13
3/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Description of pins and cautions on layout of board
1) VCC1 (Input-side power supply pin)
The VCC1 pin is a power supply pin on the input side. To suppress voltage fluctuations due to the current to drive internal
transformers, connect a bypass capacitor between the VCC1 and the GND1 pins.
2) GND1 (Input-side ground pin)
The GND1 pin is a ground pin on the input side.
3) VCC2 (Output-side positive power supply pin)
The VCC2 pin is a positive power supply pin on the output side. To reduce voltage fluctuations due to OUT1H/L pin
output current and due to the current to drive internal transformers, connect a bypass capacitor between the VCC2 and
the GND2 pins.
4) VEE2 (Output-side negative power supply pin)
The VEE2 pin is a power supply pin on the output side. To suppress voltage fluctuations due to OUT1H/L pin output current
and due to the current to drive internal transformers, connect a bypass capacitor between the VEE2 and the GND2 pins. To
use no negative power supply, connect the VEE2 pin to the GND2 pin.
5) GND2 (Output-side ground pin)
The GND2 pin is a ground pin on the output side. Connect the GND2 pin to the emitter / source of a power device.
6) IN (Control input terminal)
The IN is a pin used to determine output logic.
ENA
INB
INA
OUT1H
OUT1L
H
X
X
Hi-Z
L
L
H
L
Hi-Z
L
L
H
H
Hi-Z
L
L
L
L
Hi-Z
L
L
L
H
H
Hi-Z
7) FLT (Fault output pin)
The FLT pin is an open drain pin used to output a fault signal when a fault occurs (i.e., when the undervoltage lockout
function (UVLO) or short current protection function (SCP) is activated).
Pin
FLT
While in normal operation
Hi-Z
When an Fault occurs
(When UVLO or SCP is activated)
L
8) FLTRLS (Fault output holding time setting pin)
The FLTRLS is a pin used to make setting of time to hold a Fault signal. Connect a capacitor between the FLTRLS pin
and the GND1 pin, and a resistor between it and the VCC1 pin.
The Fault signal is held until the FLTRLS pin voltage exceeds a voltage set with the VFLTRLS parameter. To set holding
time to 0 ms, do not connect the capacitor. Short-circuiting the FLTRLS pin to the VCC1 pin will cause a high current to
flow in the FLTRLS pin and, in an open state, may cause the IC to malfunction. To avoid such trouble, be sure to connect
a resistor between the FLTRLS and the VCC1 pins.
9) OUT1H, OUT1L (Output pin)
The OUT1H pin is a source side pin used to drive the gate of a power device, and the OUT1L pin is a sink side pin
used to drive the gate of a power device.
10) OUT2 (MOSFET control pin for Miller Clamp)
The OUT2 is a pin for controlling the external MOS switch to prevent the increase in gate voltage due to the miller
current of the power device connected to OUT1H/L pin.
11) VREG (Power supply pin for driving the MOSFET for Miller Clamp)
The VREG pin is a power supply pin for Miller Clamp (typ 10V). Be sure to connect a capacitor between VREG pin and
VEE2 pin to prevent oscillation and to reduce voltage fluctuations due to OUT2 pin output current.
12) PROOUT (Soft turn-off pin)
The PROOUT is a pin used to put the soft turn-off function of a power device in operation when the SCP function is
activated. This pin combines with the gate voltage monitoring pin for Miller Clamp function and OSFB function which
output the gate state.
13) SCPIN (Short current detection pin)
The SCPIN is a pin used to detect current for short current protection. When the SCPIN pin voltage exceeds VSCDET
(typ 0.7V), the SCP function will be activated. This may cause the IC to malfunction in an open state. To avoid such
trouble, short-circuit the SCPIN pin to the GND2 pin if the short current protection is not used. In order to prevent the
wrong detection due to noise, the noise mask time tSCPMSK (typ 0.8µs) is set.
4/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
14) OSFB (Output state feedback output pin)
The OSFB pin is an open drain pin used to output the gate state. If the IN and the OUT1H/L pin are at the same level,
the OSFB pin output the “Hi-Z” level, otherwise the OSFB pin output the “L” level and hold “L” until ENA=H or UVLO on
low voltage side is activated.
15) TEST(Mode setting pin)
The TEST pin is an operation mode setting pin. This pin is usually connected to GND1 pin. If the TEST pin is
connected to the VCC1 pin, Input-side UVLO function is disabled.
Description of functions and examples of constant setting
1) Miller Clamp function
When OUT1H/L=Hi-Z/L and PROOUT pin voltage < VOUT2ON (typ 2V), H is output from OUT2 pin and the external MOS
switch is turned ON. When OUT1H/L=H/Hi-Z, L is output from OUT2 pin and the external MOS switch is turned OFF.
While the short-circuit protection function is activated, L is output from OUT2 pin and the external MOS switch is turned
OFF.
-
+
PREDRIVER
PREDRIVER
PREDRIVER
VCC2
OUT1H/L
PROOUT
GND2
VEE2
V
OUT2ON
PREDRIVER
PREDRIVER
OUT2
REGULATOR
VREG
-
+
-
+
PREDRIVER
PREDRIVER
PREDRIVER
PROOUT
GND2
VEE2
PREDRIVER
PREDRIVER
OUT2
REGULATOR
VREG
-
+
-
+
PREDRIVER
PREDRIVER
PREDRIVER
PROOUT
GND2
VEE2
PREDRIVER
PREDRIVER
OUT2
REGULATOR
VREG
-
+
-
+
PREDRIVER
PREDRIVER
PREDRIVER
PROOUT
GND2
VEE2
PREDRIVER
PREDRIVER
OUT2
REGULATOR
VREG
LOGIC
LOGIC
LOGIC
LOGIC
Short current
SCPIN
IN
PROOUT
OUT2
Detected
Not less than
VSCDET
X
X
L
Not detected
X
L
Not less than VOUT2ON
L
X
L
less than VOUT2ON
H
X
H
X
L
Figure 3. Block diagram of Miller Clamp function.
Figure 4. Timing chart of Miller Clamp function
IN
OUT1H/L
tPOFF
(typ 115ns)
tPON
(typ 115ns)
tOUT2ON
(typ 25ns)
VOUT2ON
PROOUT
(Monitor the gate voltage)
OUT2
5/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
2) Fault status output
This function is used to output a fault signal from the FLT pin when a fault occurs (i.e., when the undervoltage lockout
function (UVLO) or short current protection function (SCP) is activated) and hold the Fault signal until the set Fault output
holding time is completed. The Fault output holding time tFLTRLS is given as the following equation with the settings of
capacitor CFLTRLS and resistor RFLTRLS connected to the FLTRLS pin. For example, when CFLTRLS is set to 0.01
F and
RFLTRLS is set to 200k, the holding time will be set to 2 ms.
tFLTRLS [ms]= CFLTRLS [µF]•RFLTRLS [k]
To set the fault output holding time to “0” ms, only connect the resistor RFLTRLS.
Status
FLT pin
Normal
Hi-Z
Fault occurs
L
3) Undervoltage Lockout (UVLO) function
The BM6104FV-C incorporates the undervoltage lockout (UVLO) function both on the low and the high voltage sides.
When the power supply voltage drops to the UVLO ON voltage (low voltage side typ 3.4V, high voltage side typ 9.05V),
the OUT1 and the FLT pin both will output the “L” signal. When the power supply voltage rises to the UVLO OFF voltage
(low voltage side typ 3.5V, high voltage side typ 9.55V), these pins will be reset. However, during the fault output holding
time set in “2) Fault status output” section, the OUT1 pin and the FLT pin will hold the “L” signal. In addition, to prevent
malfunctions due to noises, mask time tUVLO1MSK (typ 10µs) and tUVLO2MSK (typ 10µs) are set on both low and high
voltage sides.
IN
L
H
VCC2
VUVLO2H
VUVLO2L
FLT
Hi-Z
L
OUT1H/L
L
H
Hi-Z
Figure 8. High voltage side UVLO Operation Timing Chart
Figure 7. Low voltage side UVLO Function Operation Timing Chart
VCC1
VUVLO1H
VUVLO1L
FLT
Hi-Z
L
OUT1H/L
L
H
L
H
IN
Figure 6. Fault Output Block Diagram
Figure 5. Fault Status Output Timing Chart
FLT
Hi-Z
L
OUT1H/L
L
H
VFLTRLS
FLTRLS
Fault output holding time (tFLTRLS)
Status
Fault occurs (The UVLO or SCP function is activated.)
R
S
R
S
-
+
-
+
UVLO
FLT
SCP
ECU
VCC1
FLTRLS
FLT
GND1
RFLTRLS
CFLTRLS
6/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
4) Short current protection function (SCP, DESAT)
When the SCPIN pin voltage exceeds VSCDET (typ 0.7V), the SCP function will be activated. When the SCP function is
activated, the OUT1H/L pin voltage will be set to the “Hi-Z/HiZ” level first, and then the PROOUT pin voltage to the “L”
level (soft turn-off).Next, after tSTO (min 30µs, max 110µs) has passed after the short-circuit current falls below the
threshold value, OUT1H/L pin becomes HiZ/L and PROOUT pin becomes L. Finally, when the fault output holding time
set in “2) fault status output” section on page 5 is completed, the SCP function will be released.
VCOLLECTOR/VDRAIN which Desaturation Protection starts operation (VDESAT) and the blanking time (tBLANK) can be
calculated by the formula below;
Figure 9. Block Diagram for DESAT
VDESAT
Reference Value
R1
R2
R3
4.0V
15 kΩ
39 kΩ
6.8 kΩ
4.5V
15 kΩ
43 kΩ
6.8 kΩ
5.0V
15 kΩ
36 kΩ
5.1 kΩ
5.5V
15 kΩ
39 kΩ
5.1 kΩ
6.0V
15 kΩ
43 kΩ
5.1 kΩ
6.5V
15 kΩ
62 kΩ
6.8 kΩ
7.0V
15 kΩ
68 kΩ
6.8 kΩ
7.5V
15 kΩ
82 kΩ
7.5 kΩ
8.0V
15 kΩ
91 kΩ
8.2 kΩ
8.5V
15 kΩ
82 kΩ
6.8 kΩ
9.0V
15 kΩ
130 kΩ
10 kΩ
9.5V
15 kΩ
91 kΩ
6.8 kΩ
10.0V
15 kΩ
130 kΩ
9.1 kΩ
SCPMASK
LOGIC
R1
R2
R3
VSCDET
VCC2
OUT1H/L
PROOUT
SCPIN
GND2
+
-
+
-
S
R
Q
VFLTRLS
VCC1
FLTRLS
FLT
GND2
D1
CBLANK
VEE2
6
2
12
outernal
2
102.0)
3123
1ln()1024(3
123 12 3123 323
1
CC
SCDET
BLANKBLANK
SCDETCC
FSCDETDESAT
V
V
RRRR
CR
RRR RR
st
RRRR
VVV
V
RRR
VVV
MIN
D
7/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 10. DESAT Operation Timing Chart
IN
A
OUT1H/L
OUT2
PROOUT
SCPIN
V
SCPTH
V
SCPTH
(typ 0.95µs)
t
BLANKouternal
t
BLANKouternal
t
BLAN
K
t
BLAN
K
IN
A
OUT2
PROOUT
SCPIN
FLT
V
V
tSCPMSK+tcomp_delay
t
BLANK
t
BLANK
tSCPMSK+tcomp_delay
Hi-Z
L
Hi-Z
L
SCPMSK
スレッショルド
VSCDET
L
Hi-Z
H
VVTLTO
H
L
Figure 11. SCP Operation Timing Chart
(Note 2): “2) Fault status output” section on page 5
Fault output holding time (Note 2)
FLT
PROOUT
SCPIN
OUT1
INA
Hi-Z
L
Hi-Z
L
VSCDET
L
Hi-Z
H
H
L
tSTO
OUT2
Hi-Z
H
L
Fault output holding time (Note 2)
tSTO
8/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 12. SCP Operation Status Transition Diagram
VSCPIN>VSCDET
Yes
No
Start
OUT1H/L=Hi-Z/Hi-Z、OUT2=L、
PROOUT=L、FLT=L
Exceed mask time
Yes
No
VFLTRLS>VTFLTRLS
Yes
No
IN=H
Yes
No
VSCPIN<VSCDET
No
OUT1H/L=Hi-Z/L、OUT2=H
Yes
FLT=Hi-Z
Exceed tSTO
No
Yes
OUT1H/L=H/Hi-Z、OUT2=L、
PROOUT=Hi-Z
Figure 13. Block Diagram for SCP
SCPMASK
LOGIC
VSCDET
VCC2
OUT1H/L
PROOUT
SCPIN
GND2
+
-
VCC1
FLTRLS
FLT
GND2
+
-
S
R
Q
VFLTRLS
VEE2
9/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
5）I/O condition table
No
.
Status
Input
Output
VCC1
VCC2
S
C
P
I
N
E
N
A
I
N
B
I
N
A
P
R
O
O
U
T
O
U
T
1
H
O
U
T
1
L
O
U
T
2
P
R
O
O
U
T
F
L
T
O
S
F
B
1
SCP
○
○
H
L
L
H
X
Hi-Z
Hi-Z
L
L
L
Hi-Z
2
VCC1UVLO
UVLO
X
L
X
X
X
H
Hi-Z
L
L
Hi-Z
L
Hi-Z
3
UVLO
X
L
X
X
X
L
Hi-Z
L
H
Hi-Z
L
Hi-Z
4
VCC2UVLO
X
UVLO
L
X
X
X
H
Hi-Z
L
L
Hi-Z
L
Hi-Z
5
X
UVLO
L
X
X
X
L
Hi-Z
L
H
Hi-Z
L
Hi-Z
6
Disable
○
○
L
H
X
X
H
Hi-Z
L
L
Hi-Z
Hi-Z
Hi-Z
7
○
○
L
H
X
X
L
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
8
INB Active
○
○
L
L
H
X
H
Hi-Z
L
L
Hi-Z
Hi-Z
L
9
○
○
L
L
H
X
L
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
10
Normal Operation L Input
○
○
L
L
L
L
H
Hi-Z
L
L
Hi-Z
Hi-Z
L
11
○
○
L
L
L
L
L
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
12
Normal Operation H Input
○
○
L
L
L
H
H
H
Hi-Z
L
Hi-Z
Hi-Z
Hi-Z
13
○
○
L
L
L
H
L
H
Hi-Z
L
Hi-Z
Hi-Z
L
○: VCC1 or VCC2 > UVLO, X:Don't care
10/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
6) Power supply startup / shutoff sequence
Figure 14. Power supply startup / shutoff sequence
OUT1H/L
PROOUT
FLT
VCC1
VCC2
VEE2
IN
H
L
H
L
Hi-Z
L
Hi-Z
L
Hi-Z
VUVLO2H
VUVLO1L
VUVLO2H
VUVLO1L
VUVLO2H
VUVLO1L
0V
0V
0V
OUT2
L
Hi-Z
H
OUT1H/L
PROOUT
FLT
VCC1
VCC2
VEE2
IN
H
L
H
L
Hi-Z
L
Hi-Z
L
Hi-Z
VUVLO2H
VUVLO1L
VUVLO2L
VUVLO1H
VUVLO2L
VUVLO1H
0V
0V
0V
OUT2
L
Hi-Z
H
OUT1H/L
PROOUT
FLT
VCC1
VCC2
VEE2
IN
H
L
H
L
Hi-Z
L
Hi-Z
L
Hi-Z
VUVLO2H
VUVLO1L
VUVLO2H
VUVLO1L
VUVLO2L
VUVLO1H
0V
0V
0V
OUT2
L
Hi-Z
H
OUT1H/L
PROOUT
FLT
VCC1
VCC2
VEE2
IN
H
L
H
L
Hi-Z
L
Hi-Z
L
Hi-Z
VUVLO2L
VUVLO1H
VUVLO2L
VUVLO1H
VUVLO2L
VUVLO1H
0V
0V
0V
OUT2
L
Hi-Z
H
: Since the VCC2 to VEE2 pin voltage is low and the output MOS does not turn ON,
the output pins become Hi-Z conditions.
: Since the VCC1 pin voltage is low and the FLT output MOS does not turn ON, the
output pins become Hi-Z conditions.
11/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Absolute Maximum Ratings
(Note 3) Relative to GND1.
(Note 4) Relative to GND2.
(Note 5) Should not exceed Pd and Tj=150C.
(Note 6) Derate above Ta=25C at a rate of 9.5mW/C. Mounted on a glass epoxy of 70 mm 70 mm 1.6 mm.
Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit
between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over
the absolute maximum ratings.
Recommended Operating Ratings
Parameter
Symbol
Min
Max
Units
Input-Side Supply Voltage(Note 7)
VCC1
4.5
5.5
V
Output-Side Positive Supply Voltage(Note 8)
VCC2
10
24
V
Output-Side Negative Supply Voltage(Note 8)
VEE2
-12
0
V
Maximum Difference
Between Output-Side Positive and Negative Voltages
VMAX2
10
32
V
(Note 7) Relative to GND1.
(Note 8) Relative to GND2.
Insulation Related Characteristics
Parameter
Symbol
Characteristic
Units
Insulation Resistance (VIO=500V)
RS
>109
Ω
Insulation Withstand Voltage / 1min
VISO
2500
Vrms
Insulation Test Voltage / 1sec
VISO
3000
Vrms
Parameter
Symbol
Limits
Unit
Input-Side Supply Voltage
VCC1
-0.3～+7.0(Note 3)
V
Output-Side Positive Supply Voltage
VCC2
-0.3～+30.0(Note 4)
V
Output-Side Negative Supply Voltage
VEE2
-15.0～+0.3(Note 4)
V
Maximum Difference
Between Output-Side Positive and Negative Voltages
VMAX2
36.0
V
INA, INB, ENA Pin Input Voltage
VIN
-0.3～+VCC1+0.3 or 7.0(Note 3)
V
OSFB, FLT Pin Input Voltage
VFLT
-0.3～+VCC1+0.3 or 7.0(Note 3)
V
FLTRLS Pin Input Voltage
VFLTRLS
-0.3～+VCC1+0.3 or 7.0(Note 3)
V
SCPIN Pin Input Voltage
VSCPIN
-0.3~VCC2+0.3(Note 4)
V
VREG Pin Output Current
IVREG
10
mA
OUT1H, OUT1L, PROOUT Pin Output Current (Peak 10μs)
IOUT1PEAK
5.0(Note 5)
A
OUT2 Pin Output Current (Peak 10μs)
IOUT2PEAK
1.0(Note 5)
A
OSFB Output Current
IOSFB
10
mA
FLT Output Current
IFLT
10
mA
Power Dissipation
Pd
1.19(Note 6)
W
Operating Temperature Range
Topr
-40～+125
°C
Storage Temperature Range
Tstg
-55～+150
°C
Junction Temperature
Tjmax
+150
°C
12/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Electrical Characteristics
（Unless otherwise specified Ta=-40°C~125°C, VCC1=4.5V~5.5V, VCC2=10V~24V, VEE2=-12V~0V）
Parameter
Symbol
Min
Typ
Max
Unit
Conditions
General
Input Side Circuit Current 1
ICC11
0.38
0.51
0.64
mA
OUT1=L
Input Side Circuit Current 2
ICC12
0.38
0.51
0.64
mA
OUT1=H
Input Side Circuit Current 3
ICC13
0.47
0.62
0.77
mA
INA=10kHz, Duty=50%
Input Side Circuit Current 4
ICC14
0.54
0.72
0.90
mA
INA=20kHz, Duty=50%
Output Side Circuit Current 1
ICC21
1.5
2.0
2.5
mA
VCC2=14V, OUT1=L
Output Side Circuit Current 2
ICC22
1.3
1.8
2.3
mA
VCC2=14V, OUT1=H
Output Side Circuit Current 3
ICC23
1.6
2.2
2.8
mA
VCC2=18V, OUT1=L
Output Side Circuit Current 4
ICC24
1.3
1.9
2.5
mA
VCC2=18V, OUT1=H
Output Side Circuit Current 5
ICC25
1.8
2.5
3.2
mA
VCC2=24V, OUT1=L
Output Side Circuit Current 6
ICC26
1.5
2.1
2.7
mA
VCC2=24V, OUT1=H
Logic Block
Logic High Level Input Voltage
VINH
2.0
-
VCC1
V
INA, INB, ENA
Logic Low Level Input Voltage
VINL
0
-
0.8
V
INA, INB, ENA
Logic Pull-Down Resistance
RIND
25
50
100
kΩ
INA, INB
Logic Pull-Up Resistance
RINU
25
50
100
kΩ
ENA
Logic Input Mask Time
tINMSK
-
-
90
ns
INA, INB
ENA Mask Time
tENAMSK
4
10
20
µs
ENA
Output
OUT1H ON Resistance
RONH
0.7
1.8
4.0
Ω
IOUT1H=40mA
OUT1L ON Resistance
RONL
0.4
0.9
2.0
Ω
IOUT1L=40mA
OUT1 Maximum Current
IOUTMAX
3.0
4.5
-
A
VCC2=18V
Guaranteed by design
PROOUT ON Resistance
RONPRO
0.4
0.9
2.0
Ω
IPROOUT=40mA
Turn ON Time
tPONA
90
115
150
ns
INA=PWM, INB=L
tPONB
100
125
160
ns
INA=H, INB=PWM
Turn OFF Time
tPOFFA
90
115
150
ns
INA=PWM, INB=L
tPOFFB
80
105
140
ns
INA=H, INB=PWM
Propagation Distortion
tPDISTA
-25
0
20
ns
tPOFFA - tPONA
tPDISTB
-45
-20
0
ns
tPOFFB - tPONB
Rise Time
tRISE
-
50
-
ns
10nF between OUT1-VEE2
Fall Time
tFALL
-
50
-
ns
10nF between OUT1-VEE2
OUT2 ON Resistance (Source)
RON2H
2.0
4.5
9.0
Ω
IOUT2=10mA
OUT2 ON Resistance (Sink)
RON2L
1.5
3.5
7.0
Ω
IOUT2=10mA
OUT2 ON Threshold Voltage
VOUT2ON
1.8
2
2.2
V
Relative to VEE2
OUT2 Output Delay Time
tOUT2ON
-
25
50
ns
VREG Output Voltage
VREG
9
10
11
V
Relative to VEE2
Common Mode Transient Immunity
CM
100
-
-
kV/µs
Design assurance
13/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Electrical Characteristics
（Unless otherwise specified Ta=-40°C~125°C, V CC1=4.5V~5.5V, VCC2=10V~24V, VEE2=-12V~0V）
Protection functions
VCC1 UVLO OFF Voltage
VUVLO1H
3.35
3.50
3.65
V
VCC1 UVLO ON Voltage
VUVLO1L
3.25
3.40
3.55
V
VCC1 UVLO Mask Time
tUVLO1MSK
4
10
30
µs
VCC2 UVLO OFF Voltage
VUVLO2H
8.95
9.55
10.15
V
VCC2 UVLO ON Voltage
VUVLO2L
8.45
9.05
9.65
V
VCC2 UVLO Mask Time
tUVLO2MSK
4
10
30
µs
SCPIN Input Voltage
VSCPIN
-
0.1
0.22
V
ISCPIN=1mA
SCP Threshold Voltage
VSCDET
0.665
0.700
0.735
V
SCP Detection Mask Time
tSCPMSK
0.55
0.8
1.05
µs
Soft Turn OFF Release Time
tSTO
30
110
µs
OSFB Threshold Voltage H
VOSFBH
4.5
5.0
5.5
V
Respective to GND2
OSFB Threshold Voltage L
VOSFBL
4.0
4.5
5.0
V
Respective to GND2
OSFB Output Low Voltage
VOSFBOL
-
0.18
0.40
V
IOSFB=5mA
OSFB Filter Time
tOSFBON
1.5
2.0
2.6
µs
FLT Output Low Voltage
VFLTL
-
0.18
0.40
V
IFLT=5mA
FLTRLS Threshold
VTFLTRLS
0.64×VCC1
-0.1
0.64×VCC1
0.64×VCC1
+0.1
V
UL1577 Ratings Table
Following values are described in UL Report.
Parameter
Values
Units
Conditions
Side 1 (Input Side) Circuit Current
0.51
mA
VCC1=5.0V, OUT1H/L=L
Side 2 (Output Side) Circuit Current
2.2
mA
VCC2=18V, VEE2=0V, UT1H/L=L
Side 1 (Input Side) Consumption Power
2.55
mW
VCC1=5.0V, OUT1H/L=L
Side 2 (Output Side) Consumption Power
39.6
mW
VCC2=18V, VEE2=0V, OUT1H/L=L
Isolation Voltage
2500
Vrms
Maximum Operating (Ambient) Temperature
125
℃
Maximum Junction Temperature
150
℃
Maximum Strage Temperature
150
℃
Maximum Data Transmission Rate
2.5
MHz
90%
50%
50%
90%
10%
10%
Figure 15. INA-OUT1 Timing Chart
INA
OUT1H/L
tRISE
tFALL
tPON
tPOFF
50%
50%
14/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Typical Performance Curves
Figure 16. Input side circuit current vs. VCC1
(OUT1=L)
0.38
0.51
0.64
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
Input side circuit current [mA]
0.38
0.51
0.64
-40 -20 0 20 40 60 80 100 120
Ta [°C]
Input side circuit current [mA]
Figure 17. Input side circuit current vs. Temperature
(OUT1=L)
Figure 18. Input side circuit current vs. VCC1
(OUT1=H)
Figure 19. Input side circuit current vs. Temperature
(OUT1=H)
0.38
0.51
0.64
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
Input side circuit current [mA]
0.38
0.51
0.64
-40 -20 0 20 40 60 80 100 120
Ta [°C]
Input side circuit current [mA]
Ta=125°C
Ta=25°C
Ta=-40°C
Vcc1=5.5V
Vcc1=5.0V
Vcc1=4.5V
Ta=125°C
Ta=25°C
Ta=-40°C
Vcc1=5.5V
Vcc1=5.0V
Vcc1=4.5V
15/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 20. Input side circuit current vs. VCC1
(INA=10 kHz, Duty=50%)
Figure 21. Input side circuit current vs. Temperature
(INA=10 kHz, Duty=50%)
0.47
0.52
0.57
0.62
0.67
0.72
0.77
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
Input side circuit current [mA]
0.47
0.52
0.57
0.62
0.67
0.72
0.77
-40 -20 0 20 40 60 80 100 120
Ta [°C]
Input side circuit current [mA]
Figure 22. Input side circuit current vs. VCC1
(INA=20 kHz, Duty=50%)
Figure 23. Input side circuit current vs. Temperature
(INA=20 kHz, Duty=50%)
0.54
0.59
0.64
0.69
0.74
0.79
0.84
0.89
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
Input side circuit current [mA]
0.54
0.59
0.64
0.69
0.74
0.79
0.84
0.89
-40 -20 0 20 40 60 80 100 120
Ta [°C]
Input side circuit current [mA]
Ta=125°C
Ta=25°C
Ta=-40°C
Vcc1=5.5V
Vcc1=5.0V
Vcc1=4.5V
Ta=125°C
Ta=25°C
Ta=-40°C
Vcc1=5.5V
Vcc1=5.0V
Vcc1=4.5V
16/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 24. Output side circuit current vs. VCC2
(OUT1=L)
Figure 25. Output side circuit current vs. Temperature
(OUT1=L)
1.5
1.7
1.9
2.1
2.3
2.5
2.7
2.9
3.1
14 16 18 20 22 24
VCC2 [V]
Output side circuit current [mA]
1.5
1.7
1.9
2.1
2.3
2.5
2.7
2.9
3.1
-40 -20 0 20 40 60 80 100 120
Ta [°C]
Output side circuit current [mA]
Figure 26. Output side circuit current vs. VCC2
(OUT1=H)
Figure 27. Output side circuit current vs. Temperature
(OUT1=H)
1.3
1.5
1.7
1.9
2.1
2.3
2.5
2.7
14 16 18 20 22 24
VCC2 [V]
Output side circuit current [mA]
1.3
1.5
1.7
1.9
2.1
2.3
2.5
2.7
-40 -20 0 20 40 60 80 100 120
Ta [°C]
Output side circuit current [mA]
Ta=125°C
Ta=25°C
Ta=-40°C
Vcc2=24V
Vcc2=18V
Vcc2=14V
Ta=125°C
Ta=25°C
Ta=-40°C
Vcc2=24V
Vcc2=18V
Vcc2=14V
17/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 28. Logic (INA/INB/ENA) High/Low level
input voltage vs. VCC1
Figure 29. OUT1 vs. INA input voltage
(VCC1=5V, VCC2=18V, Ta=25°C)
0.0
0.5
1.0
1.5
2.0
2.5
3.0
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
VINH / VINL [V]
0
4
8
12
16
20
24
0 1 2 3 4 5
INA [V]
OUT1 [V]
Figure 30. Logic pull-down resistance vs. VCC1
Figure 31. Logic pull-up resistance vs. VCC1
25.0
50.0
75.0
100.0
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
RINU [kΩ]
25.0
50.0
75.0
100.0
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
RIND [kΩ]
Ta=125°C
Ta=25°C
Ta=-40°C
Ta=125°C
Ta=25°C
Ta=-40°C
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=125°C
H level
L level
18/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 32. Logic (INA/INB) input mask time vs. VCC1
(High pulse)
Figure 33. Logic (INA/INB) input mask time vs. VCC1
(Low pulse)
0
10
20
30
40
50
60
70
80
90
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
tINMSK [ns]
0
10
20
30
40
50
60
70
80
90
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
tINMSK [ns]
Figure 34. ENA mask time vs. VCC1
4
8
12
16
20
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
tENAMSK [µs]
Figure 35. OUT1H ON resistance vs. VCC2
0.7
1.3
1.9
2.5
3.1
3.7
14 16 18 20 22 24
VCC2 [V]
RONH [Ω]
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=125°C
Ta=25°C
Ta=-40°C
Ta=125°C
Ta=25°C
Ta=-40°C
Ta=125°C
Ta=25°C
Ta=-40°C
19/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 36. OUT1L ON resistance vs. VCC2
0.4
0.8
1.2
1.6
2.0
14 16 18 20 22 24
VCC2 [V]
RONL [Ω]
Figure 37. PROOUT ON resistance vs. VCC2
0.4
0.8
1.2
1.6
2.0
14 16 18 20 22 24
VCC2 [V]
RONPRO [Ω]
Figure 38. Turn ON time vs VCC2
(INA=PWM, INB=L)
90
100
110
120
130
140
150
14 16 18 20 22 24
VCC2 [V]
tPON [ns]
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=125°C
Figure 39. Turn ON time vs Temperature
(VCC2=24V, INA=PWM, INB=L)
90
100
110
120
130
140
150
-40 -20 0 20 40 60 80 100 120
Ta [°C]
tPON [ns]
Ta=25°C
Ta=125°C
Ta=-40°C
20/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 40. Turn OFF time vs. VCC2
(INA=PWM, INB=L)
90
100
110
120
130
140
150
14 16 18 20 22 24
VCC2 [V]
tPOFF [ns]
Figure 42. Rise time vs. VCC2
(10nF between OUT1-VEE2)
0
10
20
30
40
50
60
70
80
90
100
14 16 18 20 22 24
VCC2 [V]
tRISE [ns]
Figure 43. Fall time vs. VCC2
(10nF between OUT1-VEE2)
0
10
20
30
40
50
60
70
80
90
100
14 16 18 20 22 24
VCC2 [V]
tFALL [ns]
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=125°C
Figure 41. Turn OFF time vs. Temperature
(VCC2=24V, INA=PWM, INB=L)
90
100
110
120
130
140
150
-40 -20 0 20 40 60 80 100 120
Ta [°C]
tPOFF [ns]
Ta=25°C
Ta=-40°C
Ta=125°C
21/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
0
10
20
30
40
50
14 16 18 20 22 24
VCC2 [V]
tOUT2ON [ns]
Figure 44. OUT2 ON resistance (Source) vs. VCC2
2.0
3.0
4.0
5.0
6.0
7.0
8.0
9.0
14 16 18 20 22 24
VCC2 [V]
RON2H [Ω]
Figure 45. OUT2 ON resistance (Sink) vs. VCC2
1.5
2.5
3.5
4.5
5.5
6.5
14 16 18 20 22 24
VCC2 [V]
RON2L [Ω]
Figure 46. OUT2 ON threshold voltage vs. VCC2
1.8
1.9
2.0
2.1
2.2
14 16 18 20 22 24
VCC2 [V]
VOUT2ON [V]
Figure 47. OUT2 output delay time vs. VCC2
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=125°C
Ta=25°C
Ta=-40°C
22/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 48. VREG output voltage vs. VCC2
9.0
9.5
10.0
10.5
11.0
14 16 18 20 22 24
VCC2 [V]
VREG [V]
Figure 49. VREG output voltage vs. Temperature
9.0
9.5
10.0
10.5
11.0
-40 -20 0 20 40 60 80 100 120
Ta [°C]
VREG [V]
Figure 50. FLT vs. VCC1
(VCC1 UVLO ON/OFF voltage)
0
1
2
3
4
5
3.25 3.35 3.45 3.55 3.65
VCC1 [V]
FLT [V]
Figure 51. VCC1 UVLO mask time vs. Temperature
4
8
12
16
20
24
28
-40 -20 0 20 40 60 80 100 120
Ta [°C]
tUVLO1MSK [µs]
Ta=-40°C
Ta=25°C
Ta=125°C
Vcc2=24V
Vcc2=18V
Vcc2=14V
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=-40°C
23/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 52. FLT vs. VCC2
(VCC2 UVLO ON/OFF voltage, VCC1=5V)
0
1
2
3
4
5
6
8.6 9.1 9.6
VCC2 [V]
FLT [V]
Figure 53. VCC2 UVLO mask time vs. Temperature
4
8
12
16
20
24
28
-40 -20 0 20 40 60 80 100 120
Ta [°C]
tUVLO2MSK [µs]
Figure 54. SCPIN Input voltage vs. VCC2
(ISCPIN=1mA)
0.00
0.11
0.22
14 16 18 20 22 24
VCC2 [V]
VSCPIN [V]
Figure 55. SCP threshold voltage vs. VCC2
0.67
0.70
0.73
14 16 18 20 22 24
VCC2 [V]
VSCDET [V]
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=25°C
Ta=-40°C
Ta=125°C
24/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 56. SCP detection mask time vs. VCC2
0.55
0.65
0.75
0.85
0.95
1.05
14 16 18 20 22 24
VCC2 [V]
tSCPMSK [µs]
Figure 57. Soft turn OFF release time vs. Temperature
30
50
70
90
110
-40 -20 0 20 40 60 80 100 120
Ta [°C]
tSTO [µs]
Figure 58. OSFB threshold voltage H/L vs. VCC2
4.00
4.20
4.40
4.60
4.80
5.00
5.20
5.40
14 16 18 20 22 24
VCC2 [V]
VOSFB [V]
Figure 59. OSFB output low voltage vs. VCC2
(IOSFB=5mA)
Ta=-40°C
Ta=125°C
Ta=25°C
Vcc2=14V
Vcc2=18V
Vcc2=24V
Max.
Min.
Vcc2=14V
Vcc2=18V
Vcc2=24V
0.0
0.1
0.2
0.3
0.4
4.50 4.75 5.00 5.25 5.50
VCC2 [V]
VOSFBOL [V]
Ta=-40°C
Ta=125°C
Ta=25°C
OSFB_H
OSFB_L
Ta=25°C
Ta=125°C
Ta=-40°C
Ta=125°C
Ta=-40°C
Ta=25°C
25/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Figure 60. OSFB filter time vs. VCC1
Figure 61. FLT output low voltage vs. VCC2
(IFLT=5mA)
0.0
0.1
0.2
0.3
0.4
4.50 4.75 5.00 5.25 5.50
VCC2 [V]
VFLTL [V]
Ta=-40°C
Ta=125°C
Ta=25°C
Figure 62. FLTRLS threshold vs. VCC1
2.78
2.99
3.20
3.41
3.62
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
VTFLTRLS [V]
Ta=-40°C
Ta=25°C
Ta=125°C
1.50
1.70
1.90
2.10
2.30
2.50
4.50 4.75 5.00 5.25 5.50
VCC1 [V]
tOSFBON [µs]
Ta=125°C
Ta=-40°C
Ta=25°C
26/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Selection of Components Externally Connected
Figure 63. For using 4-pin IGBT (for using SCP function)
Figure 64. For using 3-pin IGBT (for using DESAT function)
PROOUT
VEE2
OUT1L
OUT1H
VCC2
VREG
OUT2
GND2
VEE2
SCPIN
GND1
OSFB
INB
FLTRLS
VCC1
FLT
INA
ENA
TEST
GND1
S
Q
R
UVLO
FLT
Timer
LOGIC
S
Q
R
FB
Regulator
+
-
UVLO
Latch
INA
ENA
+
-
+
-
LOGIC
PROOUT
VEE2
OUT1L
OUT1H
VCC2
VREG
OUT2
GND2
VEE2
SCPIN
GND1
OSFB
INB
FLTRLS
VCC1
FLT
INA
ENA
TEST
GND1
S
Q
R
UVLO
FLT
Timer
LOGIC
S
Q
R
FB
+
-
+
-
Regulator
+
-
UVLO
LOGIC
Latch
INA
ENA
Recommended
ROHM
RSR025N03
RSS065N03
Recommended
ROHM
MCR03EZP
Recommended
ROHM
MCR03EZP
Recommended
ROHM
RSR025N03
RSS065N03
Recommended
ROHM
MCR03EZP
1pin
1pin
27/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Power Dissipation
Thermal Design
Please confirm that the IC’s chip temperature Tj is not over 150°C, while considering the IC’s power consumption (W),
package power (Pd) and ambient temperature (Ta). When Tj=150°C is exceeded, the functions as a semiconductor do not
operate and some problems (ex. Abnormal operation of various parasitic elements and increasing of leak current) occur.
Constant use under these circumstances leads to deterioration and eventually IC may destruct. Tjmax=150°C must be strictly
followed under all circumstances.
Figure 65. SSOP-B20W Derating Curve
0
25
50
75
100
125
150
0
0.5
1.0
1.5
1.19
W
0
25
50
75
100
125
150
0
0.5
1.0
1.5
Ambient Temperature: Ta [°C]
Power Dissipation:Pd [W]
Measurement machine：TH156（Kuwano Electric）
Measurement condition：ROHM board
Board size：70×70×1.6mm3
1-layer board：θja=105.3°C/W
28/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
I/O Equivalence Circuits
Pin No.
Name
I/O equivalence circuits
Function
1
SCPIN
VCC2
SCPIN
VEE2
GND2
Short current detection pin
4
OUT2
VEE2
VCC2
OUT2
VREG
Internal power supply
MOSFET control pin for Miller Clamp
5
VREG
Power supply pin for driving MOSFET
for Miller Clamp
7
OUT1H
OUT1H
VEE2
VCC2
OUT1L
Source side output pin
8
OUT1L
Sink side output pin
10
PROOUT
PROOUT
VEE2
VCC2
VREG
Soft turn-off pin
Internal power supply
Internal power supply
29/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Pin No.
Name
I/O equivalence circuits
Function
12
OSFB
OSFB
GND1
Output state feedback pin
14
FLTRLS
FLTRLS
GND1
VCC1
Fault output holding time setting pin
16
FLT
FLT
GND1
Fault output pin
13
INB
INA、INB
GND1
VCC1
Control input pin B
17
INA
Control input pin A
31/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Operational Notes
1. Reverse Connection of Power Supply
Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when
connecting the power supply, such as mounting an external diode between the power supply and the IC’s power supply
terminals.
2. Power Supply Lines
Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the
digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog
block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and
aging on the capacitance value when using electrolytic capacitors.
3. Ground Voltage
Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.
4. Ground Wiring Pattern
When using both small-signal and large-current ground traces, the two ground traces should be routed separately but
connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal
ground caused by large currents. Also ensure that the ground traces of external components do not cause variations
on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.
5. Thermal Consideration
Should by any chance the power dissipation rating be exceeded, the rise in temperature of the chip may result in
deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when
the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating,
increase the board size and copper area to prevent exceeding the Pd rating.
6. Recommended Operating Conditions
These conditions represent a range within which the expected characteristics of the IC can be approximately obtained.
The electrical characteristics are guaranteed under the conditions of each parameter.
7. Inrush Current
When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow
instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply.
Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing
of connections.
8. Operation Under Strong Electromagnetic Field
Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
9. Testing on Application Boards
When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject
the IC to stress. Always discharge capacitors completely after each process or step. The IC’s power supply should
always be turned off completely before connecting or removing it from the test setup during the inspection process. To
prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and
storage.
10. Inter-pin Short and Mounting Errors
Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in
damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin.
Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and
unintentional solder bridge deposited in between pins during assembly to name a few.
32/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
11. Unused Input Terminals
Input terminals of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance
and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small
charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and
cause unexpected operation of the IC. So unless otherwise specified, unused input terminals should be connected to
the power supply or ground line.
12. Regarding Input Pins of the IC
This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them
isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a
parasitic diode or transistor. For example (refer to figure below):
When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
When GND > Pin B, the P-N junction operates as a parasitic transistor.
Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual
interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to
operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be
avoided.
Figure 66. Example of monolithic IC structure
13. Ceramic Capacitor
When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with
temperature and the decrease in nominal capacitance due to DC bias and others.
N N
P+PN N
P+
P Substrate
GND
NP+N N
P+
NP
P Substrate
GND GND
Parasitic
Elements
Pin A
Pin A
Pin B Pin B
B C
EParasitic
Elements
GND
Parasitic
Elements
CB
E
Transistor (NPN)Resistor
N Region
close-by
Parasitic
Elements
33/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Ordering Information
B
M
6
1
0
4
F
V
-
CE 2
Part Number
Package
FV:SSOP-B20W
Rank
C:Automotive
Packaging and forming specification
E2: Embossed tape and reel
Marking Diagram
SSOP-B20W (TOP VIEW)
B M 6 1 0 4
Part Number Marking
LOT Number
1PIN MARK
35/35
BM6104FV-C
TSZ02201-0717ABH00030-1-2
© 2012 ROHM Co., Ltd. All rights reserved.
www.rohm.com
TSZ22111・15・001
25.Dec.2015 Rev.004
Revision History
Date
Revision
Changes
06.Nov.2013
001
New Release
23.Jan.2014
002
Page 13 : Change Electrical Characteristics ' VCC2 UVLO OFF Voltage '
Page 13 : Change Electrical Characteristics ' VCC2 UVLO ON Voltage '
Page 26 : Change Selection of Components Externally Connected
20.May.2015
003
Page 1 : Features Adding item (UL1577 Recognized)
Page 4 : Description of Pins Adding TEST pin
Page 7 : Description of functions Correcting mistake of Figure 10
25.Dec.2015
004
Page 13 : Adding UL1577 Rating Table
Notice-PAA-E Rev.003
© 2015 ROHM Co., Ltd. All rights reserved.
Notice
Precaution on using ROHM Products
1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1),
aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life,
bodily injury or serious damage to property (“Specific Applications”), please consult with the ROHM sales
representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way
responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any
ROHM’s Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications
JAPAN
USA
EU
CHINA
CLASSⅢ
CLASSⅢ
CLASSⅡb
CLASSⅢ
CLASSⅣ
CLASSⅢ
2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor
products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate
safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which
a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below.
Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the
use of any ROHM’s Products under any special or extraordinary environments or conditions. If you intend to use our
Products under any special or extraordinary environments or conditions (as exemplified below), your independent
verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl2,
H2S, NH3, SO2, and NO2
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of
flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning
residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied,
confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power
exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect
product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in
the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in
this document.
Precaution for Mounting / Circuit board design
1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product
performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must
be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products,
please consult with the ROHM representative in advance.
For details, please refer to ROHM Mounting specification
Notice-PAA-E Rev.003
© 2015 ROHM Co., Ltd. All rights reserved.
Precautions Regarding Application Examples and External Circuits
1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the
characteristics of the Products and external components, including transient characteristics, as well as static
characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document
are presented only as guidance for Products use. Therefore, in case you use such information, you are solely
responsible for it and you must exercise your own independent verification and judgment in the use of such information
contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses
incurred by you or third parties arising from the use of such information.
Precaution for Electrostatic
This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper
caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be
applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron,
isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).
Precaution for Storage / Transportation
1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads
may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of
which storage time is exceeding the recommended storage time period.
Precaution for Product Label
A two-dimensional barcode printed on ROHM Products label is for ROHM’s internal use only.
Precaution for Disposition
When disposing Products please dispose them properly using an authorized industry waste company.
Precaution for Foreign Exchange and Foreign Trade act
Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign
trade act, please consult with ROHM in case of export.
Precaution Regarding Intellectual Property Rights
1. All information and data including but not limited to application example contained in this document is for reference
only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any
other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the
Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any
third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM
will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to
manufacture or sell products containing the Products, subject to the terms and conditions herein.
Other Precaution
1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written
consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the
Products or this document for any military purposes, including but not limited to, the development of mass-destruction
weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of
ROHM, its affiliated companies or third parties.
DatasheetDatasheet
Notice – WE Rev.001
© 2015 ROHM Co., Ltd. All rights reserved.
General Precaution
1. Before you use our Pro ducts, you are requested to care fully read this document and fully understand its contents.
ROHM shall n ot be in an y way responsible or liabl e for fa ilure, malfunction or acci dent arising from the use of a ny
ROHM’s Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior
notice. Before purchasing or using ROHM’s Products, please confirm the la test information with a ROHM sale s
representative.
3. The information contained in this doc ument is provi ded on an “as is” basis and ROHM does not warrant that all
information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or
liable for an y damages, expenses or losses incurred by you or third parties resulting from inaccur acy or errors of or
concerning such information.
