Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
WL18xxMOD WiLink™ 8 Single-Band Combo Module
Wi-Fi
®
,Bluetooth
®
, and Bluetooth Low Energy (BLE)
1 Device Overview
1.1 Features
1
General Bluetooth and BLE (WL183xMOD Only)
Integrates RF, Power Amplifiers (PAs), Clock, Bluetooth 4.1 and CSA2 Support
RF Switches, Filters, Passives, and Power Host Controller Interface (HCI) Transport for
Management Bluetooth Over UART
Quick Hardware Design With TI Module Dedicated Audio Processor Support of SBC
Collateral and Reference Designs Encoding + A2DP
Operating Temperature: –20°C to 70°C Dual-Mode Bluetooth and BLE
Small Form Factor: 13.3 × 13.4 × 2 mm Bluetopia + LE Certified Stack Provided by TI
100-Pin MOC Package Key Benefits
FCC, IC, ETSI/CE, and TELEC Certified With Reduces Design Overhead
Chip Antennas Differentiated Use-Cases by Configuring WiLink
Wi-Fi 8 Simultaneously in Two Roles (STA and AP) to
WLAN Baseband Processor and RF Transceiver Connect Directly With Other Wi-Fi Devices on
Support of IEEE Std 802.11a, 802.11b, 802.11g, Different RF Channel (Wi-Fi Networks)
and 802.11n Best-in-Class Wi-Fi With High-Performance
20- and 40-MHz SISO and 20-MHz 2 x 2 MIMO Audio and Video Streaming Reference
at 2.4 GHz for High Throughput: 80 Mbps Applications With Up to 1.4X the Range Versus
(TCP), 100 Mbps (UDP) a Single Antenna
2.4-GHz MRC Support for Extended Range Different Provisioning Methods for In-Home
Devices Connectivity to Wi-Fi in One Step
Fully Calibrated: Production Calibration Not
Required Lowest Wi-Fi Power Consumption in Connected
Idle (< 800 µA)
4-Bit SDIO Host Interface Support Configurable Wake on WLAN Filters to Only
Wi-Fi Direct Concurrent Operation Wake Up the System
(Multichannel, Multirole) Wi-Fi-Bluetooth Single Antenna Coexistence
1.2 Applications
Internet of Things Industrial and Home Automation
Multimedia Smart Gateway and Metering
Home Electronics Video Conferencing
Home Appliances and White Goods Video Camera and Security
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
VIO
COEX I/F
PM
PM
WRF1
MAC/PHY
BT
F
WRF2
RFTST
32kHz
WLAN: SDIO
BT :UART
VBAT
26M XTAL
OSC
F
bg1
bg2
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
1.3 Description
The certified WiLink 8 module from TI offers high throughput and extended range along with Wi-Fi and
Bluetooth coexistence (WL1835MOD only) in a power-optimized design. The WL18x5MOD device is a
2.4-GHz module, two antenna solution. The device is FCC, IC, ETSI/CE, and TELEC certified for AP and
client. TI offers drivers for high-level operating systems such as Linux®, Android™, WinCE, and RTOS.
Device Information
ORDER NUMBER PACKAGE BODY SIZE
WL1801MOD MOC (100) 13.3 mm × 13.4 mm × 2 mm
WL1805MOD MOC (100) 13.3 mm × 13.4 mm × 2 mm
WL1831MOD MOC (100) 13.3 mm × 13.4 mm × 2 mm
WL1835MOD MOC (100) 13.3 mm × 13.4 mm × 2 mm
space
1.4 Functional Block Diagram
Figure 1-1 shows a functional block diagram of the WL1835 variant.
Figure 1-1. WL1835 Functional Block Diagram
space
2Device Overview Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
Table of Contents
1 Device Overview ......................................... 15.12 Timing and Switching Characteristics............... 18
1.1 Features .............................................. 16 Detailed Description ................................... 26
1.2 Applications........................................... 16.1 WLAN ............................................... 27
1.3 Description............................................ 26.2 Bluetooth ............................................ 27
1.4 Functional Block Diagram ............................ 26.3 BLE.................................................. 28
2 Revision History ......................................... 36.4 WiLink 8 Module Markings.......................... 28
3 Device Comparison ..................................... 46.5 Test Grades......................................... 29
4 Terminal Configuration and Functions.............. 57 Applications and Implementation................... 30
4.1 Pin Description ....................................... 77.1 Application Information.............................. 30
5 Specifications .......................................... 10 8 Device and Documentation Support ............... 35
5.1 Absolute Maximum Ratings......................... 10 8.1 Device Support...................................... 35
5.2 Handling Ratings.................................... 10 8.2 Related Links........................................ 35
5.3 Power-On Hours (POH)............................. 10 8.3 Community Resources.............................. 35
5.4 Recommended Operating Conditions............... 10 8.4 Trademarks.......................................... 35
5.5 External Digital Slow Clock Requirements.......... 11 8.5 Electrostatic Discharge Caution..................... 36
5.6 Thermal Characteristics............................. 11 8.6 Glossary............................................. 36
5.7 WLAN Performance ................................. 12 9 Mechanical Packaging and Orderable
Information .............................................. 37
5.8 Bluetooth Performance.............................. 14 9.1 TI Module Mechanical Outline ...................... 37
5.9 Bluetooth LE Performance .......................... 16 9.2 Packaging Information .............................. 38
5.10 Bluetooth-BLE Dynamic Currents................... 17
5.11 Bluetooth LE Currents .............................. 18
2 Revision History
Changes from Revision I (August 2014) to Revision J Page
Changed Section 1.1,Features..................................................................................................... 1
Changed Section 1.2,Applications................................................................................................. 1
Changed organization of Section 9,Mechanical Packaging and Orderable Information ................................. 37
Copyright © 2013–2014, Texas Instruments Incorporated Revision History 3
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
3 Device Comparison
The TI WiLink 8 module offers four footprint-compatible 2.4-GHz variants providing stand-alone and
Bluetooth combo connectivity. Table 3-1 compares the features of the module variants.
Table 3-1. TI WiLink 8 Module Variants
DEVICE WLAN 2.4-GHZ SISO(1) WLAN 2.4-GHZ MIMO(1) WLAN 2.4-GHZ MRC(1) BLUETOOTH
WL1835MOD
WL1831MOD
WL1805MOD
WL1801MOD
(1) SISO: single input, single output; MIMO: multiple input, multiple output; MRC: maximum ratio combining.
4Device Comparison Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
GND
PIN 17 - GND
GND
GND
GND
GND
GND
GND
GND
2G4_ANT2_W
RESERVED1
RESERVED2
GPIO4
GPIO2
GPIO1
2G4_ANT1_WB
PIN 1 - GND
GPIO10
GPIO12
GPIO11
GPIO9
WL_SDIO_CMD
WL_SDIO_CLK
GND
GND
WL_SDIO_D0
WL_SDIO_D1
WL_SDIO_D2
WL_SDIO_D3
WLAN_IRQ
GND
GND
PIN 33 - GND
WLAN_EN
VIO
GND
GND
BT_EN
BT_UART_DBG
VBAT_IN
EXT_32K
GND
GND
WL UART DBG
GND
GND
VBAT_IN
GND
PIN 49 - GND
BT_HCI_RTS
BT_HCI_CTS
BT_HCI_TX
BT_HCI_RX
GND
GND
BT_AUD_IN
BT_AUD_OUT
BT_AUD_FSYNC
BT_AUD_CLK
GND
GND
GND
RESERVED3
RESERVED
GND GND
GND GND
GND
GND
GND GND GND
GND GND
GND GND
GND
GND
GND GND GND
GND GND
GND GND
GND
GND
GND GND GND
GND GND
GND GND
GND
GND
GND GND
GND
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
4 Terminal Configuration and Functions
Figure 4-1 shows the pin assignments for the 100-pin MOC package.
Figure 4-1. 100-Pin MOC Package (Bottom View)
Copyright © 2013–2014, Texas Instruments Incorporated Terminal Configuration and Functions 5
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
Figure 4-2 shows the outline of the 100-pin MOC package.
NOTE: 1. Module size: 13.4 x 13.3 mm
NOTE: 2. Pad size: 0.75 x 0.40 mm
NOTE: 3. Pitch: 0.7 mm
Figure 4-2. Outline of 100-Pin MOC Package
Figure 4-3 shows the outline of the recommended PCB pattern for the 100-pin MOC package.
Figure 4-3. Outline of Recommended PCB Pattern for 100-Pin MOC Package
6Terminal Configuration and Functions Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
4.1 Pin Description
Table 4-1 describes the module pins.
Table 4-1. Pin Description
PIN NAME PIN TYPE/ SHUTDOWN AFTER VOLTAG CONNECTIVITY(2) DESCRIPTION
DIR STATE POWER E LEVEL 1801 1805 1831 1835
UP(1)
Clocks and Reset SIgnals
WL_SDIO_CLK_1V8 8 I Hi-Z Hi-Z 1.8 V v v v v WLAN SDIO clock.
Must be driven by the
host.
EXT_32K 36 ANA v v v v Input sleep clock:
32.768 kHz
WLAN_EN 40 I PD PD 1.8 V v v v v Mode setting: high =
enable
BT_EN 41 I PD PD 1.8 V x x v v Mode setting: high =
enable
Power-Management Signals
VIO_IN 38 POW PD PD 1.8 V v v v v Connect to 1.8-V
external VIO
VBAT_IN 46 POW VBAT v v v v Power supply input,
2.9 to 4.8 V
VBAT_IN 47 POW VBAT v v v v Power supply input,
2.9 to 4.8 V
TI Reserved
GPIO11 2 I/O PD PD 1.8 V v v v v Reserved for future
use. NC if not used.
GPIO9 3 I/O PD PD 1.8 V v v v v Reserved for future
use. NC if not used.
GPIO10 4 I/O PU PU 1.8 V v v v v Reserved for future
use. NC if not used.
GPIO12 5 I/O PU PU 1.8 V v v v v Reserved for future
use. NC if not used.
RESERVED1 21 I PD PD 1.8 V x x x x Reserved for future
use. NC if not used.
RESERVED2 22 I PD PD 1.8 V x x x x Reserved for future
use. NC if not used.
GPIO4 25 I/O PD PD 1.8 V v v v v Reserved for future
use. NC if not used.
RESERVED3 62 O PD PD 1.8 V x x x x Reserved for future
use. NC if not used.
RESERVED 64 GND v v v v Reserved for future
use. NC if not used.
WLAN Functional Block: Int Signals
WL_SDIO_CMD_1V8 6 I/O Hi-Z Hi-Z 1.8 V v v v v WLAN SDIO
command in(3)
WL_SDIO_D0_1V8 10 I/O Hi-Z Hi-Z 1.8 V v v v v WLAN SDIO data bit
0(3)
WL_SDIO_D1_1V8 11 I/O Hi-Z Hi-Z 1.8 V v v v v WLAN SDIO data bit
1(3)
WL_SDIO_D2_1V8 12 IO Hi-Z Hi-Z 1.8 V v v v v WLAN SDIO data bit
2(3)
(1) PU = pullup; PD = pulldown.
(2) v = connect; x = no connect.
(3) Host must provide PU using a 10-K resistor for all non-CLK SDIO signals.
Copyright © 2013–2014, Texas Instruments Incorporated Terminal Configuration and Functions 7
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
Table 4-1. Pin Description (continued)
PIN NAME PIN TYPE/ SHUTDOWN AFTER VOLTAG CONNECTIVITY(2) DESCRIPTION
DIR STATE POWER E LEVEL 1801 1805 1831 1835
UP(1)
WL_SDIO_D3_1V8 13 I/O Hi-Z PU 1.8 V v v v v WLAN SDIO data bit
3. Changes state to
PU at WL_EN or
BT_EN assertion for
card detects. Later
disabled by software
during initialization.
(1)
WL_IRQ_1V8 14 O PD 0 1.8 V v v v v SDIO available,
interrupt out. Active
high. (For
WL_RS232_TX/RX
pullup is at power
up.) Set to rising
edge (active high) on
power up. The Wi-Fi
interrupt line can be
configured by the
driver according to
the IRQ configuration
(polarity/level/edge).
GPIO2 26 I/O PD PD 1.8 V v v v v WL_RS232_RX
(when WLAN_IRQ =
1 at power up)
2G4_ANT2_W 18 ANA x v x v 2.4G ant2 TX, RX
GPIO1 27 I/O PD PD 1.8 V v v v v WL_RS232_TX
(when WLAN_IRQ =
1 at power up)
2G4_ANT1_WB 32 ANA v v v v 2.4G ant1 TX, RX
WL_UART_DBG 42 O PU PU 1.8 V v v v v Option: WLAN logger
Bluetooth Functional Block: Int Signals
BT_UART_DBG 43 O PU PU 1.8 V x x v v Option: Bluetooth
logger
BT_HCI_RTS_1V8 50 O PU PU 1.8 V x x v v UART RTS to host.
NC if not used.
BT_HCI_CTS_1V8 51 I PU PU 1.8 V x x v v UART CTS from
host. NC if not used.
BT_HCI_TX_1V8 52 O PU PU 1.8 V x x v v UART TX to host. NC
if not used.
BT_HCI_RX_1V8 53 I PU PU 1.8 V x x v v UART RX from host.
NC if not used.
BT_AUD_IN 56 I PD PD 1.8 V x x v v Bluetooth PCM/I2S
bus. Data in. NC if
not used.
BT_AUD_OUT 57 O PD PD 1.8 V x x v v Bluetooth PCM/I2S
bus. Data out. NC if
not used.
BT_AUD_FSYNC 58 I/O PD PD 1.8 V x x v v Bluetooth PCM/I2S
bus. Frame sync. NC
if not used.
BT_AUD_CLK 60 I/O PD PD 1.8 V x x v v Bluetooth PCM/I2S
bus. NC if not used.
8Terminal Configuration and Functions Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
Table 4-1. Pin Description (continued)
PIN NAME PIN TYPE/ SHUTDOWN AFTER VOLTAG CONNECTIVITY(2) DESCRIPTION
DIR STATE POWER E LEVEL 1801 1805 1831 1835
UP(1)
Ground Pins
GND 1, 7, 9, GND v v v v
15, 16,
17, 19,
20, 23,
24, 28,
29, 30,
31, 33,
34, 35,
37, 39,
44, 45,
48, 49,
54, 55,
59, 61,
63, G1-
G36
Copyright © 2013–2014, Texas Instruments Incorporated Terminal Configuration and Functions 9
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
5 Specifications
5.1 Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
PARAMETER VALUE UNIT
VBAT 4.8(2) V
VIO –0.5 to 2.1 V
Input voltage to analog pins –0.5 to 2.1 V
Input voltage limits (CLK_IN) –0.5 to VDD_IO V
Input voltage to all other pins –0.5 to (VDD_IO + 0.5 V) V
Operating ambient temperature range –20 to +70(3) °C
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under “operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) 4.8 V cumulative to 2.33 years, including charging dips and peaks
(3) Operating free-air temperature range at which the device can operate reliably for 15K cumulative active TX power-on hours (assuming a
maximum junction temperature of (Tj) of 125°C). Section 5.3,Power-On Hours (POH), describes the correlation between Tjand PoH. In
the WL18xx system, a control mechanism automatically ensures Tj< 125°C. Whenever Tjapproaches the threshold, this mechanism
controls the transmitter patterns.
5.2 Handling Ratings
MIN MAX UNIT
Tstg Storage temperature range –40 +85 °C
ESD stress voltage(1) Human body model (HBM)(2) 1000 +1000 V
Charged device model (CDM)(3) –250 +250
(1) ESD measures device sensitivity and immunity to damage caused by electrostatic discharges into the device.
(2) The level listed is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe
manufacturing with a standard ESD control process, and manufacturing with less than 500-V HBM is possible, if necessary precautions
are taken. Pins listed as 1000 V can actually have higher performance.
(3) The level listed is the passing level per EIA-JEDEC JESD22-C101E. JEDEC document JEP157 states that 250-V CDM allows safe
manufacturing with a standard ESD control process, and manufacturing with less than 250-V CDM is possible, if necessary precautions
are taken. Pins listed as 250 V can actually have higher performance.
5.3 Power-On Hours (POH)
OPERATING JUNCTION TEMPERATURE (°C) POH
125 15,000
120 20,000
115 27,000
110 37,000
105 50,000
5.4 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT
VBAT(1) DC supply range for all modes 2.9 4.8 V
1.8-V I/O ring power supply 1.62 1.95 V
voltage
VIH I/O high-level input voltage 0.65 x VDD_IO V
VDD_IO
VIL I/O low-level input voltage 0 0.35 × V
VDD_IO
VIH_EN Enable inputs high-level input 1.365 VDD_IO V
voltage
(1) 4.8 V is applicable only for 2.3 years (30% of the time). Otherwise, maximum VBAT must not exceed 4.3 V.
10 Specifications Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
Recommended Operating Conditions (continued)
over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT
VIL_EN Enable inputs low-level input 0 0.4 V
voltage
VOH High-level output voltage @ 4 mA VDD_IO VDD_IO V
–0.45
VOL Low-level output voltage @ 4 mA 0 0.45 V
Tr,TfInput transitions time Tr,Tffrom 1 10 ns
10% to 90% (digital I/O)(2)
TrOutput rise time from 10% to CL< 25 pF 5.3 ns
90% (digital pins)(2)
TfOutput fall time from 10% to CL< 25 pF 4.9 ns
90% (digital pins)(2)
Ambient operating temperature –20 70 ºC
Maximum power dissipation WLAN operation 2.8 W
Bluetooth operation 0.2
(2) Applies to all digital lines except SDIO, UART, I2C, PCM and slow clock lines
5.5 External Digital Slow Clock Requirements
The supported digital slow clock is 32.768 kHz digital (square wave). All core functions share a single input.
PARAMETER CONDITION SYMBOL MIN TYP MAX UNIT
Input slow clock frequency 32768 Hz
Input slow clock accuracy (Initial + WLAN, Bluetooth ±250 ppm
temp + aging)
Input transition time Tr,Tf(10% to Tr,Tf200 ns
90%)
Frequency input duty cycle 15 50 85 %
Input voltage limits Square wave, DC- Vih 0.65 x VDD_IO VDD_IO Vpeak
coupled Vil 0 0.35 x VDD_IO
Input impedance 1 MΩ
Input capacitance 5 pF
5.6 Thermal Characteristics
AIR FLOW
NAME DESCRIPTION FCBGA (°C/W)(1)
θJC Junction to case 12.7
θJB Junction to board 13.6
θJA Junction to free air(2) 20.5
φJB Junction to board 8.7
(1) °C/W = degrees Celsius per watt
(2) According to the JEDEC EIA/JESD 51 document
Copyright © 2013–2014, Texas Instruments Incorporated Specifications 11
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
5.7 WLAN Performance
All RF and performance numbers are aligned to the module pin.
5.7.1 WLAN 2.4-GHz Receiver Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER CONDITION MIN TYP MAX UNIT
Operation frequency range 2400 to 2480 2400 2480 MHz
Sensitivity: 20-MHz bandwidth. At < 10% 1 Mbps DSSS –96.3 dBm
PER limit 2 Mbps DSSS –93.2
5.5 Mbps CCK –90.6
11 Mbps CCK –87.9
6 Mbps OFDM –92.0
9 Mbps OFDM –90.4
12 Mbps OFDM –89.5
18 Mbps OFDM –87.2
24 Mbps OFDM –84.1
36 Mbps OFDM –80.7
48 Mbps OFDM –76.5
54 Mbps OFDM –74.9
MCS0 MM 4K –90.4
MCS1 MM 4K –87.6
MCS2 MM 4K –85.9
MCS3 MM 4K –82.8
MCS4 MM 4K –79.4
MCS5 MM 4K –75.2
MCS6 MM 4K –73.5
MCS7 MM 4K –72.4
MCS0 MM 4K 40 MHz –86.7
MCS7 MM 4K 40 MHz –67.0
MCS0 MM 4K MRC –92.7
MCS7 MM 4K MRC –75.2
MCS13 MM 4K –73.7
MCS14 MM 4K –72.3
MCS15 MM 4K –71.0
Max Input Level At < 10% PER limit OFDM (11g/n) –19 –9 dBm
DSSS –4 –0 dBm
Adjacent channel rejection: Sensitivity level 2 Mbps DSSS 42.7 dB
+3 dB for OFDM; Sensitivity level +6 dB for 11 Mbps CCK 37.9 dB
11b 54 Mbps OFDM 2.0 dB
12 Specifications Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
5.7.2 WLAN 2.4-GHz Transmitter Power
over operating free-air temperature range (unless otherwise noted)
PARAMETER CONDITION MIN TYP MAX UNIT
RF_IO2_BG_WL pin 2.4-GHz SISO
Output Power: 1 Mbps DSSS 17.3
Maximum RMS 2 Mbps DSSS 17.3
output power 5.5 Mbps CCK 17.3
measured at 1 dB
from IEEE spectral 11 Mbps CCK 17.3
mask or EVM(1) 6 Mbps OFDM 17.1
9 Mbps OFDM 17.1
12 Mbps OFDM 17.1
18 Mbps OFDM 17.1
24 Mbps OFDM 16.2
36 Mbps OFDM 15.3
48 Mbps OFDM 14.6 dBm
54 Mbps OFDM 13.8
MCS0 MM 16.1
MCS1 MM 16.1
MCS2 MM 16.1
MCS3 MM 16.1
MCS4 MM 15.3
MCS5 MM 14.6
MCS6 MM 13.8
MCS7 MM(2) 12.6
MCS0 MM 40 MHz 14.8
MCS7 MM 40 MHz 11.3
2G4_ANT2_W + 2G4_ANT1_WB 2.4-GHz MIMO
MCS12 (WL18x5) 18.5
MCS13 (WL18x5) 17.4 dBm
MCS14 (WL18x5) 14.5
MCS15 (WL18x5) 13.4
2G4_ANT2_W + 2G4_ANT1_WB Pins
Operation frequency 2412 2484 MHz
range
Return loss –10.0 dB
Reference input 50.0
impedance
(1) Regulatory constraints limit TI module output power to the following:
Channels 1, 11, 13 @ OFDM legacy and HT 20-MHz rates: 14 dBm
Channels 1, 11, 13 @ HT 40-MHz lower primary rates: 12 dBm
Channel 7 @ HT 40-MHz lower primary rates: 12 dBm
Channel 5 @ HT 40-MHz upper primary rates: 12 dBm
(2) To ensure compliance with the EVM conditions specified in the PHY chapter of IEEE Std 802.11™ 2012:
MCS7 20 MHz channel 12 output power is 2 dB lower than the typical value.
MCS7 20 MHz channel 8 output power is 1 dB lower than the typical value.
Copyright © 2013–2014, Texas Instruments Incorporated Specifications 13
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
5.7.3 WLAN Currents SPECIFICATION ITEMS TYP (AVG) 25°C UNITS
Receiver Low-power mode (LPM) 2.4-GHz RX SISO20 single chain 49 mA
2.4 GHz RX search SISO20 54 mA
2.4-GHz RX search MIMO20 74 mA
2.4-GHz RX search SISO40 59 mA
2.4-GHz RX 20 M SISO 11 CCK 56 mA
2.4-GHz RX 20 M SISO 6 OFDM 61 mA
2.4-GHz RX 20 M SISO MCS7 65 mA
2.4-GHz RX 20 M MRC 1 DSSS 74 mA
2.4-GHz RX 20 M MRC 6 OFDM 81 mA
2.4-GHz RX 20 M MRC 54 OFDM 85 mA
2.4-GHz RX 40 MHz MCS7 77 mA
Transmitter 2.4-GHz TX 20 M SISO 6 OFDM 15.4 dBm 285 mA
2.4-GHz TX 20 M SISO 11 CCK 15.4 dBm 273 mA
2.4-GHz TX 20 M SISO 54 OFDM 12.7 dBm 247 mA
2.4-GHz TX 20 M SISO MCS7 11.2 dBm 238 mA
2.4-GHz TX 20 M MIMO MCS15 11.2 dBm 420 mA
2.4-GHz TX 40 M SISO MCS7 8.2 dBm 243 mA
space
5.8 Bluetooth Performance
All RF and performance numbers are aligned to the module pin.
5.8.1 Bluetooth BR, EDR Receiver Characteristics—In-Band Signals
over operating free-air temperature range (unless otherwise noted)
PARAMETER CONDITION MIN TYP MAX UNIT
Bluetooth BR, EDR operation 2402 2480 MHz
frequency range
Bluetooth BR, EDR channel 1 MHz
spacing
Bluetooth BR, EDR input 50
impedance
Bluetooth BR, EDR BR, BER = 0.1% –92.2 dBm
sensitivity(1) EDR2, BER = 0.01% –91.7 dBm
dirty TX on EDR3, BER = 0.01% –84.7 dBm
Bluetooth EDR BER floor at EDR2 1e-6
sensitivity + 10 dB EDR3 1e-6
Dirty TX off (for 1,600,000
bits)
Bluetooth BR, EDR maximum BR, BER = 0.1% 5.0 dBm
usable input power EDR2, BER = 0.1% –15.0 dBm
EDR3, BER = 0.1% –15.0 dBm
Bluetooth BR intermodulation Level of interferers for n = 3, 4, and 5 –36.0 –30.0 dBm
(1) Sensitivity degradation up to –3 dB may occur due to fast clock harmonics with dirty TX on.
14 Specifications Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
PARAMETER CONDITION MIN TYP MAX UNIT
Bluetooth BR, EDR C/I BR, co-channel 10 dB
performance EDR, co-channel EDR2 12 dB
Numbers show wanted EDR3 20 dB
signal-to-interfering-signal
ratio. Smaller numbers BR, adjacent ±1 MHz –3.0 dB
indicate better C/I EDR, adjacent ±1 MHz, EDR2 –3.0 dB
performances (Image (image)
frequency = –1 MHz) EDR3 2.0 dB
BR, adjacent +2 MHz –33.0 dB
EDR, adjacent +2 MHz EDR2 –33.0 dB
EDR3 –28.0 dB
BR, adjacent –2 MHz –20.0 dB
EDR, adjacent –2 MHz EDR2 –20.0 dB
EDR3 –13.0 dB
BR, adjacent ≥Ι±3ΙMHz –42.0 dB
EDR, adjacent ≥Ι±3ΙMHz EDR2 –42.0 dB
EDR3 –36.0 dB
Bluetooth BR, EDR RF return –10.0 dB
loss
5.8.2 Bluetooth Transmitter, BR
over operating free-air temperature range (unless otherwise noted)
PARAMETER MIN TYP MAX UNIT
BR RF output power(1) VBAT 3 V 12.7 dBm
VBAT < 3 V 7.2 dBm
BR gain control range 30.0 dB
BR power control step 5.0 dB
BR adjacent channel power |M-N| = 2 –43.0 dBm
BR adjacent channel power |M-N| > 2 –48.0 dBm
(1) Values reflect maximum power. Reduced power is available using a vendor-specific (VS) command.
5.8.3 Bluetooth Transmitter, EDR
over operating free-air temperature range (unless otherwise noted)
PARAMETER MIN TYP MAX UNIT
EDR output power(1) VBAT 3 V 7.2 dBm
VBAT < 3 V 5.2
EDR relative power dB
EDR gain control range 30 dB
EDR power control step 5 dB
EDR adjacent channel power |M-N| = 1 –36 dBc
EDR adjacent channel power |M-N| = 2 –30 dBm
EDR adjacent channel power |M-N| > 2 –42 dBm
(1) Values reflect default maximum power. Max power can be changed using a VS command.
Copyright © 2013–2014, Texas Instruments Incorporated Specifications 15
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
5.8.4 Bluetooth Modulation, BR
over operating free-air temperature range (unless otherwise noted)
CHARACTERISTICS CONDITION(1) MIN TYP MAX UNIT
BR –20 dB bandwidth 925 995 kHz
BR modulation characteristics f1avg Mod data = 4 1s, 4 145 160 170 kHz
0s:
111100001111...
f2max limit for Mod data = 120 130 kHz
at least 99.9% of 1010101...
all Δf2max
f2avg, f1avg 85 88 %
BR carrier frequency drift One slot packet –25 25 kHz
Three and five slot –35 35 kHz
packet
BR drift rate lfk+5 fkl , k = 15 kHz/50 µs
0 …. max
BR initial carrier frequency tolerance(2) f0–fTX ±75 ±75 kHz
(1) Performance values reflect maximum power.
(2) Numbers include XTAL frequency drift over temperature and aging.
5.8.5 Bluetooth Modulation, EDR
over operating free-air temperature range (unless otherwise noted)
PARAMETER(1) CONDITION MIN TYP MAX UNIT
EDR carrier frequency stability –5 5 kHz
EDR initial carrier frequency tolerance(2) ±75 ±75 kHz
EDR RMS DEVM EDR2 4 15 %
EDR3 4 10 %
EDR 99% DEVM EDR2 30 %
EDR3 20 %
EDR peak DEVM EDR2 9 25 %
EDR3 9 18 %
(1) Performance values reflect maximum power.
(2) Numbers include XTAL frequency drift over temperature and aging.
5.9 Bluetooth LE Performance
All RF and performance numbers are aligned to the module pin.
5.9.1 Bluetooth LE Receiver Characteristics In-Band Signals
over operating free-air temperature range (unless otherwise noted)
PARAMETER CONDITION(1) MIN TYP MAX UNIT
Bluetooth LE operation frequency range 2402 2480 MHz
Bluetooth LE channel spacing 2 MHz
Bluetooth LE input impedance 50
Bluetooth LE sensitivity(2) –92.2 dBm
Dirty TX on
Bluetooth LE maximum usable input power –5 dBm
Bluetooth LE intermodulation characteristics Level of interferers. –36 –30 dBm
For n = 3, 4, 5
(1) BER of 0.1% corresponds to PER of 30.8% for a minimum of 1500 transmitted packets, according to the Bluetooth LE test specification.
(2) Sensitivity degradation of up to –3 dB can occur due to fast clock harmonics.
16 Specifications Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
PARAMETER CONDITION(1) MIN TYP MAX UNIT
Bluetooth LE C/I performance. LE, co-channel 12 dB
Note: Numbers show wanted signal-to- LE, adjacent ±1 MHz 0
interfering-signal ratio. Smaller numbers LE, adjacent +2 MHz –38
indicate better C/I performance. LE, adjacent –2 MHz –15
Image = –1 MHz LE, adjacent |±3|MHz –40
5.9.2 Bluetooth LE Transmitter Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER MIN TYP MAX UNIT
Bluetooth LE RF output power(1) VBAT 3 V 10.0 dBm
VBAT < 3 V 7.2 dBm
Bluetooth LE adjacent channel power |M-N| = 2 –51.0 dBm
Bluetooth LE adjacent channel power |M-N| > 2 –54.0 dBm
(1) To reduce the maximum BLE power, use a VS command. The optional extra margin is offered to compensate for design losses, such as
trace and filter losses, and to achieve the maximum allowed output power at system level.
5.9.3 Bluetooth LE Modulation Characteristics
over operating free-air temperature range (unless otherwise noted)
CHARACTERISTICS CONDITION(1) MIN TYP MAX UNIT
Bluetooth LE modulation f1avg Mod data = 4 1s, 4 0s: 240 250 260 kHz
characteristics 111100001111...
f2max limit for at Mod data = 1010101... 195 215 kHz
least 99.9% of all
Δf2max
f2avg, f1avg 85 90 %
Bluetooth LE carrier frequency lf0 fnl , n = 2,3 …. K –25 25 kHz
drift
Bluetooth LE drift rate lf1 f0l and lfn fn-5l ,n = 6,7…. K 15 kHz/50 µs
LE initial carrier frequency fn fTX ±75 ±75 kHz
tolerance(2)
(1) Performance values reflect maximum power.
(2) Numbers include XTAL frequency drift over temperature and aging.
5.10 Bluetooth-BLE Dynamic Currents
Current is measured at output power as follows:
BR at 12.7 dBm
EDR at 7.2 dBm
space USE CASE(1) (2) TYP UNIT
BR voice HV3 + sniff 11.6 mA
EDR voice 2-EV3 no retransmission + sniff 5.9 mA
Sniff 1 attempt 1.28 s 178.0 µA
EDR A2DP EDR2 (master). SBC high quality 345 Kbs 10.4 mA
EDR A2DP EDR2 (master). MP3 high quality 192 Kbs 7.5 mA
Full throughput ACL RX: RX-2DH5(3)(4) 18.0 mA
Full throughput BR ACL TX: TX-DH5(4) 50.0 mA
Full throughput EDR ACL TX: TX-2DH5(4) 33.0 mA
(1) The role of Bluetooth in all scenarios except A2DP is slave.
(2) CL1P5 PA is connected to VBAT, 3.7 V.
(3) ACL RX has the same current in all modulations.
(4) Full throughput assumes data transfer in one direction.
Copyright © 2013–2014, Texas Instruments Incorporated Specifications 17
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL18xx TOP LEVEL
Main DC2DC
VBAT
VIO
FB
SW
PA
DC2DC FB
SW
Digital DC2DC
FB
SW
1.8V 2.2–2.7 V
VBAT
VIO_IN
VBAT_IN_MAIN_DC2DC
VBAT_IN_PA_DC2DC
VBAT
MAIN_DC2DC_OUT
DIG_DC2DC_OUT
VDD_DIG
LDO_IN_DIG
PA_DC2DC_OUT
FB_IN_PA_DC2DC
1V
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
USE CASE(1) (2) TYP UNIT
Page scan or inquiry scan (scan interval is 1.28 s or 11.25 ms, respectively) 253.0 µA
Page scan and inquiry scan (scan interval is 1.28 s and 2.56 s, respectively) 332.0 µA
5.11 Bluetooth LE Currents
All current measured at output power of 7.2 dBm
USE CASE(1) TYP UNIT
Advertising, not connectable(2) 131 µA
Advertising, discoverable(2) 143 µA
Scanning(3) 266 µA
Connected, master role, 1.28-s connect interval(4) 124 µA
Connected, slave role, 1.28-s connect interval (4) 132 µA
(1) CL1p% PA is connected to VBAT, 3.7 V.
(2) Advertising in all three channels, 1.28-s advertising interval, 15 bytes advertise data
(3) Listening to a single frequency per window, 1.28-s scan interval, 11.25-ms scan window
(4) Zero slave connection latency, empty TX and RX LL packets
5.12 Timing and Switching Characteristics
5.12.1 Power Management
5.12.1.1 Block Diagram Internal DC2DCs
The device incorporates three internal DC2DCs (switched-mode power supplies) to provide efficient internal
supplies, derived from VBAT.
Figure 5-1. Internal DC2DCs
5.12.2 Power-Up and Shut-Down States
The correct power-up and shut-down sequences must be followed to avoid damage to the device.
While VBAT or VIO or both are deasserted, no signals should be driven to the device. The only exception is the
slow clock that is a fail-safe I/O.
While VBAT, VIO, and slow clock are fed to the device, but WL_EN is deasserted (low), the device is in
SHUTDOWN state. In SHUTDOWN state all functional blocks, internal DC2DCs, clocks, and LDOs are disabled.
To perform the correct power-up sequence, assert (high) WL_EN. The internal DC2DCs, LDOs, and clock start
to ramp and stabilize. Stable slow clock, VIO, and VBAT are prerequisites to the assertion of one of the enable
signals.
18 Specifications Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
VBAT / VIO
input
SLOWCLK
input
WL_EN
input
Main 1V8 DC2DC
TCXO_CLK_REQ
output
DIG DC2DC
SRAM LDO
Internal power stable = 5mS
Top RESETZ
4.5msec delay
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
To perform the correct shut-down sequence, deassert (low) WL_EN while all the supplies to the device (VBAT,
VIO, and slow clock) are still stable and available. The supplies to the chip (VBAT and VIO) can be deasserted only
after both enable signals are deasserted (low).
Figure 5-2 shows the general power scheme for the module, including the powerdown sequence.
NOTE: 1. Either VBAT or VIO can come up first.
NOTE: 2. VBAT and VIO supplies and slow clock (SCLK), must be stable prior to EN being asserted and at all times
NOTE: when the EN is active.
NOTE: 3. At least 60 µs is required between two successive device enables. The device is assumed to be in
NOTE: shutdown state during that period, meaning all enables to the device are LOW for that minimum duration.
NOTE: 4. EN must be deasserted at least 10 µs before VBAT or VIO supply can be lowered. (Order of supply turn off
NOTE: after EN shutdown is immaterial)
NOTE: 5. SCLK - Fail safe I/O
Figure 5-2. Power-Up System
5.12.3 Chip Top-level Power-Up Sequence
Figure 5-3. Chip Top-Level Power-Up Sequence
Copyright © 2013–2014, Texas Instruments Incorporated Specifications 19
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
Indicates completion of FW download
and Internal initialization
Wake-up time
SLOWCLK
input
WL_EN
input
SDIO_CLK
input
WLAN_IRQ
output
TCXO
input
TCXO_CLK_REQ
output
TXCO_LDO
output
VBAT / VIO
input
NLCP
WLAN_IRQ
output
MCP
Host configures device to
reverse WLAN_IRQ polarity
Wake-up time
Indicates completion of FW download
and Internal initialization
NLCP: trigger at rising edge
MCP: trigger at low level
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
5.12.4 WLAN Power-Up Sequence
Figure 5-4. WLAN Power-Up Sequence
5.12.5 Bluetooth-BLE Power-Up Sequence
Figure 5-5 shows the Bluetooth-BLE power-up sequence.
Figure 5-5. Bluetooth/BLE Power-Up Sequence
20 Specifications Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
tTHL
tTLH
VIH
VIL VIL
VIH VIH
VOH
Valid
VOL
VDD
VDD
VSS
VSS
NotValidNotValid
ClockInput
DataOutput
tWL
VOH
VOL
tWH
tODLY(max) tODLY(min)
tTHL tTLH
VIH
VIL VIL
VIH VIH
tIH
tISU
VIH VIH
Valid
VIL VIL
VDD
VDD
VSS
VSS
NotValid
NotValid
ClockInput
DataInput
tWL tWH
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
5.12.6 WLAN SDIO Transport Layer
The SDIO is the host interface for WLAN. The interface between the host and the WL18xx module uses an SDIO
interface and supports a maximum clock rate of 50 MHz.
The device SDIO also supports the following features of the SDIO V3 specification:
4-bit data bus
Synchronous and asynchronous in-band interrupt
Default and high-speed (HS, 50 MHz) timing
Sleep and wake commands
5.12.6.1 SDIO Timing Specifications
Figure 5-6 and Figure 5-7 show the SDIO switching characteristics over recommended operating conditions and
with the default rate for input and output.
Figure 5-6. SDIO Default Input Timing
Figure 5-7. SDIO Default Output Timing
Table 5-1 lists the SDIO default timing characteristics.
Table 5-1. SDIO Default Timing Characteristics(1)
PARAMETER(2) MIN MAX UNIT
fclock Clock frequency, CLK 0.0 26.0 MHz
DC Low, high duty cycle 40.0 60.0 %
tTLH Rise time, CLK 10.0 ns
tTHL Fall time, CLK 10.0 ns
tISU Setup time, input valid before CLK 3.0 ns
tIH Hold time, input valid after CLK 2.0 ns
tODLY Delay time, CLK to output valid 7.0 10.0 ns
ClCapacitive load on outputs 15.0 pF
(1) To change the data out clock edge from the falling edge (default) to the rising edge, set the configuration bit.
(2) Parameter values reflect maximum clock frequency.
Copyright © 2013–2014, Texas Instruments Incorporated Specifications 21
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
tTHL
tTLH
VIH
VIL
VIH VIH
VOH
Valid
VOL
VDD
VDD
VSS
VSS
NotValidNotValid
ClockInput
DataOutput
tWL
VOH
VOL
tWH
tODLY(max) tOH(min)
VIL
50%VDD
50%VDD
tTHL tTLH
VIH
VIL VIL
VIH VIH
VIH VIH
Valid
VIL VIL
VDD
VDD
VSS
VSS
NotValid
NotValid
ClockInput
DataInput
tWL tWH
tISU tIH
50%VDD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
5.12.6.2 SDIO Switching Characteristics High Rate
Figure 5-8 and Figure 5-9 show the parameters for maximum clock frequency.
Figure 5-8. SDIO HS Input Timing
Figure 5-9. SDIO HS Output Timing
Table 5-2 lists the SDIO high-rate timing characteristics.
Table 5-2. SDIO HS Timing Characteristics
PARAMETER MIN MAX UNIT
fclock Clock frequency, CLK 0.0 52.0 MHz
DC Low, high duty cycle 40.0 60.0 %
tTLH Rise time, CLK 3.0 ns
tTHL Fall time, CLK 3.0 ns
tISU Setup time, input valid before CLK 3.0 ns
tIH Hold time, input valid after CLK 2.0 ns
tODLY Delay time, CLK to output valid 7.0 10.0 ns
ClCapacitive load on outputs 10.0 pF
5.12.7 HCI UART Shared Transport Layers for All Functional Blocks (Except WLAN)
The device incorporates a UART module dedicated to the Bluetooth shared-transport, host controller interface
(HCI) transport layer. The HCI interface transports commands, events, and ACL between the Bluetooth device
and its host using HCI data packets acting as a shared transport for all functional blocks except WLAN.
space
WLAN SHARED HCI FOR ALL FUNCTIONAL BLOCKS EXCEPT WLAN BLUETOOTH VOICE-AUDIO
WLAN HS SDIO Over UART Bluetooth PCM
22 Specifications Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
The HCI UART supports most baud rates (including all PC rates) for all fast-clock frequencies up to a maximum
of 4 Mbps. After power up, the baud rate is set for 115.2 kbps, regardless of the fast-clock frequency. The baud
rate can then be changed using a VS command. The device responds with a Command Complete Event (still at
115.2 kbps), after which the baud rate change occurs.
HCI hardware includes the following features:
Receiver detection of break, idle, framing, FIFO overflow, and parity error conditions
Receiver-transmitter underflow detection
CTS, RTS hardware flow control
4 wire (H4)
Table 5-3 lists the UART default settings.
Table 5-3. UART Default Setting
PARAMETER VALUE
Bit rate 115.2 kbps
Data length 8 bits
Stop bit 1
Parity None
5.12.7.1 UART 4-Wire Interface H4
The interface includes four signals:
TXD
RXD
CTS
RTS
Flow control between the host and the device is byte-wise by hardware.
When the UART RX buffer of the device passes the flow-control threshold, the buffer sets the UART_RTS signal
high to stop transmission from the host. When the UART_CTS signal is set high, the device stops transmitting on
the interface. If HCI_CTS is set high in the middle of transmitting a byte, the device finishes transmitting the byte
and stops the transmission.
Figure 5-10 shows the UART timing.
Figure 5-10. UART Timing Diagram
Copyright © 2013–2014, Texas Instruments Incorporated Specifications 23
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
STR-Start bit; D0..Dn - Data bits (LSB first); PAR - Parity bit (if used); STP - Stop bit
TX STR D0 D1 D2 Dn PAR STP
tb
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
Table 5-4 lists the UART timing characteristics.
Table 5-4. UART Timing Characteristics
PARAMETER CONDITION SYMBOL MIN TYP MAX UNIT
Baud rate 37.5 4364 Kbps
Baud rate accuracy per byte Receive-transmit –2.5 +1.5 %
Baud rate accuracy per bit Receive-transmit –12.5 +12.5 %
CTS low to TX_DATA on t3 0.0 2.0 µs
CTS high to TX_DATA off Hardware flow control t4 1.0 Byte
CTS high pulse width t6 1.0 Bit
RTS low to RX_DATA on t1 0.0 2.0 µs
RTS high to RX_DATA off Interrupt set to 1/4 FIFO t2 16.0 Bytes
Figure 5-11 shows the UART data frame.
Figure 5-11. UART Data Frame
5.12.8 Bluetooth Codec-PCM (Audio) Timing Specifications
Figure 5-12 shows the Bluetooth codec-PCM (audio) timing diagram.
Figure 5-12. Bluetooth Codec-PCM (Audio) Master Timing Diagram
24 Specifications Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
Table 5-5 lists the Bluetooth codec-PCM master timing characteristics.
Table 5-5. Bluetooth Codec-PCM Master Timing Characteristics
PARAMETER SYMBOL MIN MAX UNIT
Cycle time Tclk 162.76 (6.144 MHz) 15625 (64 kHz) ns
High or low pulse width Ts35% of Tclk min
AUD_IN setup time tis 10.6
AUD_IN hold time tih 0
AUD_OUT propagation time top 0 15
FSYNC_OUT propagation time top 0 15
Capacitive loading on outputs Cl40 pF
Table 5-6 lists the Bluetooth codec-PCM slave timing characteristics.
Table 5-6. Bluetooth Codec-PCM Slave Timing Characteristics
PARAMETER SYMBOL MIN MAX UNIT
Cycle time Tclk 81.38 (12.266 MHz) ns
High or low pulse width Tw35% of Tclk min
AUD_IN setup time tis 5
AUD_IN hold time tih 0
AUD_FSYNC setup time tis 5
AUD_FSYNC hold time tih 0
AUD_OUT propagation time top 0 19
Capacitive loading on outputs Cl40 pF
Copyright © 2013–2014, Texas Instruments Incorporated Specifications 25
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
6 Detailed Description
The WiLink 8 module is a self-contained connectivity solution based on WiLink 8 connectivity. As the
eighth-generation connectivity combo chip from TI, the WiLink 8 module is based on proven technology.
Table 6-1 through Table 6-3 list performance parameters along with shutdown and sleep currents.
Table 6-1. WLAN Performance Parameters
WLAN(1) SPECIFICATION (TYP) CONDITIONS
Maximum TX power 17.3 dBm 1 Mbps DSSS
Minimum sensitivity 96.3 dBm 1 Mbps DSSS
Sleep current 160 µA Leakage, firmware retained
Connected IDLE 750 µA No traffic IDLE connect
RX search 54 mA Search (SISO20)
RX current (SISO20) 65 mA MCS7, 2.4 GHz
TX current (SISO20)(2) 238 mA MCS7, 2.4 GHz, +11.2 dBm
Maximum peak current consumption during calibration(3) 850 mA
(1) System design power scheme must comply with both peak and average TX bursts.
(2) WLAN maximum VBAT current draw of 725 mA with MIMO continues burst configuration.
(3) Peak current VBAT can hit 850 mA during device calibration.
At wakeup, the WiLink 8 module performs the entire calibration sequence at the center of the 2.4-GHz band.
Once a link is established, calibration is performed periodically (every 5 minutes) on the specific channel tuned.
The maximum VBAT value is based on peak calibration consumption with a 30% margin.
Table 6-2. Bluetooth Performance Parameters
BLUETOOTH SPECIFICATION (TYP) CONDITIONS
Maximum TX power 12.7 dBm GFSK
Minimum sensitivity –92.2 dBm GFSK
Sniff 178 µA 1 attempt, 1.28 s (+4 dBm)
Page or inquiry 253 µA 1.28-s interrupt, 11.25-ms scan window (+4 dBm)
A2DP 7.5 mA MP3 high quality 192 kbps (+4 dBm)
Table 6-3. Shutdown and Sleep Currents
PARAMETER POWER SUPPLY CURRENT TYP UNIT
Shutdown mode VBAT 10 µA
All functions shut down VIO 2 µA
WLAN sleep mode VBAT 160 µA
Bluetooth sleep mode VBAT 110 µA
26 Detailed Description Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
Figure 6-1 shows a high-level view of the WL1835MOD variant.
Figure 6-1. WL1835MOD High-Level System Diagram
6.1 WLAN
The device supports the following WLAN features:
Integrated 2.4-GHz power amplifiers (PAs) for a complete WLAN solution
Baseband processor: IEEE Std 802.11b/g and IEEE Std 802.11n data rates with 20- or 40-MHz SISO
and 20-MHz MIMO
Fully calibrated system (production calibration not required)
Medium access controller (MAC)
Embedded ARM®central processing unit (CPU)
Hardware-based encryption-decryption using 64-, 128-, and 256-bit WEP, TKIP, or AES keys
Requirements for Wi-Fi-protected access (WPA and WPA2.0) and IEEE Std 802.11i (includes
hardware-accelerated Advanced Encryption Standard [AES])
New advanced coexistence scheme with Bluetooth and BLE
2.4-GHz radio
Internal LNA and PA
IEEE Std 802.11b, 802.11g, and 802.11n
4-bit SDIO host interface, including high speed (HS) and V3 modes
6.2 Bluetooth
The device supports the following Bluetooth features:
Bluetooth 4.0 as well as CSA2
Concurrent operation and built-in coexisting and prioritization handling of Bluetooth, BLE, audio
processing, and WLAN
Dedicated audio processor supporting on-chip SBC encoding + A2DP
Assisted A2DP (A3DP): SBC encoding implemented internally
Assisted WB-speech (AWBS): modified SBC codec implemented internally
Copyright © 2013–2014, Texas Instruments Incorporated Detailed Description 27
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
Model: WL18 MODGB
Test Grade:&&
FCC ID: Z64-WL18SBMOD
IC: 451I-WL18SBMOD
LTC: YYWW SSF
R 201-135370
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
6.3 BLE
The device supports the following BLE features:
Bluetooth 4.0 BLE dual-mode standard
All roles and role combinations, mandatory as well as optional
Up to 10 BLE connections
Independent LE buffering allowing many multiple connections with no affect on BR-EDR performance
6.4 WiLink 8 Module Markings
Figure 6-2 shows the markings for the TI WiLink 8 module.
Figure 6-2. WiLink 8 Module Markings
Table 6-4 describes the WiLink 8 module markings.
Table 6-4. Description of WiLink 8 Module Markings
MARKING DESCRIPTION
WL18 MODGB Model
&& Test grade (for more information, see Section 6.5,Test Grades)
Z64-WL18SBMOD FCC ID: single modular FCC grant ID
451I-WL18SBMOD IC: single modular IC grant ID
LTC (lot trace code):
YY = year (for example, 12 = 2012)
YYWWSSF WW = week
SS = serial number (01 to 99) matching manufacturer lot number
F = Reserved for internal use
201-135370 R: single modular TELEC grant ID
TELEC compliance mark
CE CE compliance mark
28 Detailed Description Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
6.5 Test Grades
To minimize delivery time, TI may ship the device ordered or an equivalent device currently available that
contains at least the functions of the part ordered. From all aspects, this device will behave exactly the
same as the part ordered. For example, if a customer orders device WL1801MOD, the part shipped can
be marked with a test grade of 37, 07 (see Table 6-5).
Table 6-5. Test Grade Markings
MARK 1 WLAN BLUETOOTH
0& Tested
3& Tested Tested
MARK 2 WLAN 2.4 GHz MIMO 2.4 GHz
&1 Tested
&5 Tested Tested
Copyright © 2013–2014, Texas Instruments Incorporated Detailed Description 29
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
Thevalueofantennamatchingcomponents
isfor TMDXWL1835COM8T
Thevalueofantennamatchingcomponents
isfor TMDXWL1835COM8T
WLAN/BT EnableControl.
ConnecttoHostGPIO.
ForDebugonly
ReservedforDBG
ConnecttoHostHCIInterface.
ConnecttoHostBT PCMBus.
ConnecttoHostSDIOInterface.
ForDebugonly
WL_IRQ_1V8
WL_SDIO_D3_1V8
WL_SDIO_CLK_1V8
WL_SDIO_D2_1V8
WL_SDIO_D1_1V8
WL_SDIO_D0_1V8
WL_SDIO_CMD_1V8
EXT_32K
BT_HCI_RTS_1V8
BT_HCI_CTS_1V8
BT_AUD_CLK
BT_AUD_IN
BT_AUD_OUT
BT_AUD_FSYNC
WL_RS232_TX_1V8
WL_RS232_RX_1V8
BT_HCI_TX_1V8
BT_HCI_RX_1V8
BT_EN
WLAN_EN
VBAT_IN VIO_IN
VIO_IN
TP6
C7
NU_2.4pF
CAP1005
C6
2pF
CAP1005
U1
(X)WL1835MOD
E-13.4X13.3-N100_0.75-TOP
GPIO9
3
GPIO12
5
GPIO11
2
GPIO10
4
GND 17
VIO 38
VBAT 47
EXT_32K 36
BT_AUD_FSYNC
58
BT_AUD_IN
56
BT_AUD_OUT
57
BT_AUD_CLK
60
WL_SDIO_D2
12
WL_SDIO_CLK
8
WL_SDIO_D3
13
WL_SDIO_D0
10
WL_SDIO_D1
11
WL_SDIO_CMD
6
BT_HCI_RTS
50
BT_HCI_RX
53
BT_HCI_TX
52
BT_HCI_CTS
51
GND
16
GPIO_4 25
GPIO_2 26
GPIO_1 27
BT_EN_SOC 41
WLAN_IRQ
14
WLAN_EN_SOC 40
BT_UART_DBG 43
WL_UART_DBG 42
GND G13
GND G14
GND G15
GND G16
GND G9
GND G10
GND 48
GND G11
GND G12
VBAT 46
GND 28
GND G1
GND G2
GND G3
GND G4
GND G5
GND G6
GND G7
GND G8
2G4_ANT1_WB 32
GND
64
GND
1
GND 20
RESERVED1 21
RESERVED2 22
GND 37
GND 19
RESERVED3
62
GND G17
GND G18
GND
G19
GND
G20
GND
G21
GND
G22
GND
G23
GND
G24
GND
G25
GND
G26
GND
G27
GND
G28
GND
G29
GND
G30
GND
G31
GND
G32
GND
G33
GND
G34
GND
G35
GND 23
GND
59
GND 34
GND 29
GND
7
2G4_ANT2_W 18
GND
49
GND
9
GND 31
GND 35
GND
15
GND
55
GND 45
GND 44
GND 30
GND 24
GND
63
GND
61
GND 39
GND 33
GND
54
GND
G36
TP10
TP7
TP2
TP13
TP5
TP8
C11
NU_3pF
CAP1005
R13
NU
RES1005
C15
8pF
CAP1005
C10
2pF
CAP1005
C17
8pF
CAP1005
TP4
L1
1.1nH
IND1005
ANT1
ANT016008LCD2442MA1
ANT-N3-1.6X0.8MM
5G
B2
FEED
A
2.4G
B1
TP3
TP11
L2
1.1nH
IND1005
C4
10pF
CAP1005
ANT2
ANT016008LCD2442MA1
ANT-N3-1.6X0.8MM
5G
B2
FEED
A
2.4G
B1
TP12
C8
10pF
CAP1005
TP1
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
7 Applications and Implementation
7.1 Application Information
7.1.1 Typical Application WL1835MOD Reference Design
Figure 7-1 shows the TI WL1835MOD reference design.
Figure 7-1. TI Module Reference Schematics
Table 7-1 lists the bill materials (BOM).
Table 7-1. Bill of Materials
DESCRIPTION PART NUMBER PACKAGE REFERENCE QTY MFR
TI WL 1835 WiFi/BT Module (X)WL1835MOD 13.4 x 13.3 x 2.0mm U1 1 TI
ANT/Chip/2.4, 5 GHz/Peak Gain > ANT016008LCD2442MA1 1.6 mm x 0.8 mm ANT1, ANT2 2 TDK
5 dBi
IND 0402/1.2 nH/±0.3/0.12 Ω/300 mA Hl1005-1C1N2SMT 0402 L1, L2 2 ACX
CAP 0402/2.0 pF/50 V/C0G/±0.25 pF C1005C0G1H020C 0402 C8, C10 2 Walsin
CAP 0402/8.2 pF/50 V/NPO/±0.5 pF 0402N8R2D500 0402 C15, C17 2 Walsin
CAP 0402/10 pF/50 V/NPO/±5% 0402N100J500LT 0402 C4, C6 2 Walsin
RES 0402/10K/±5% (debug only) WR04X103 JTL 0402 R13 1 Walsin
30 Applications and Implementation Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
7.1.2 Design Recommendations
This section describes the layout recommendations for the (X)WL1835 module, RF trace, and antenna.
Table 7-2 summarizes the layout recommendations.
Table 7-2. Layout Recommendations Summary
ITEM DESCRIPTION
Thermal
1 The proximity of ground vias must be close to the pad.
2 Signal traces must not be run underneath the module on the layer where the module is mounted.
3 Have a complete ground pour in layer 2 for thermal dissipation.
4 Have a solid ground plane and ground vias under the module for stable system and thermal dissipation.
5 Increase the ground pour in the first layer and have all of the traces from the first layer on the inner layers, if possible.
6 Signal traces can be run on a third layer under the solid ground layer, which is below the module mounting layer.
RF Trace and Antenna Routing
7 The RF trace antenna feed must be as short as possible beyond the ground reference. At this point, the trace starts to radiate.
8 The RF trace bends must be gradual with an approximate maximum bend of 45 degrees with trace mitered. RF traces must not
have sharp corners.
9 RF traces must have via stitching on the ground plane beside the RF trace on both sides.
10 RF traces must have constant impedance (microstrip transmission line).
11 For best results, the RF trace ground layer must be the ground layer immediately below the RF trace. The ground layer must be
solid.
12 There must be no traces or ground under the antenna section.
13 RF traces must be as short as possible. The antenna, RF traces, and modules must be on the edge of the PCB product. The
proximity of the antenna to the enclosure and the enclosure material must also be considered.
Supply and IF
14 The power trace for VBAT must be at least 40-mil wide.
15 The 1.8-V trace must be at least 18-mil wide.
16 Make VBAT traces as wide as possible to ensure reduced inductance and trace resistance.
17 If possible, shield VBAT traces with ground above, below, and beside the traces.
18 SDIO signals traces (CLK, CMD, D0, D1, D2, and D3) must be routed in parallel to each other and as short as possible (less than
12 cm). In addition, every trace length must be the same as the others. There should be enough space between traces greater
than 1.5 times the trace width or ground to ensure signal quality, especially for the SDIO_CLK trace. Remember to keep these
traces away from the other digital or analog signal traces. TI recommends adding ground shielding around these buses.
19 SDIO and digital clock signals are a source of noise. Keep the traces of these signals as short as possible. If possible, maintain a
clearance around them.
7.1.3 RF Trace and Antenna Layout Recommendations
Figure 7-2 shows the location of the antenna on the WL1835MODCOM8 board as well as the RF trace
routing from the (X)WL1835 module (TI reference design). The TDK chip multilayer antennas are mounted
on the board with a specific layout and matching circuit for the radiation test conducted in FCC, CE, and
IC certifications.
Copyright © 2013–2014, Texas Instruments Incorporated Applications and Implementation 31
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
Layer1
Layer2(SolidGND)
AntennasdistanceisHigherthan
halfwavelength.
Antennaplacementon
theedgeoftheboard.
Nosharpcorners. Constant50OHMcontrol
impedanceRF Trace.
Antennasareorthogonal
toeachother.
76.00mm
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
Figure 7-2. Location of Antenna and RF Trace Routing on the TMDXWL1835MODCOM8T Board
Follow these RF trace routing recommendations:
RF traces must have 50-Ωimpedance.
RF traces must not have sharp corners.
RF traces must have via stitching on the ground plane beside the RF trace on both sides.
RF traces must be as short as possible. The antenna, RF traces, and module must be on the edge of
the PCB product in consideration of the product enclosure material and proximity.
7.1.4 Module Layout Recommendations
Figure 7-3 shows layer 1 and layer 2 of the TI module layout:
Figure 7-3. TI Module Layout
Follow these module layout recommendations:
Ensure a solid ground plane and ground vias under the module for stable system and thermal
dissipation.
32 Applications and Implementation Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
Module
COM8Board
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
Do not run signal traces underneath the module on a layer where the module is mounted.
Signal traces can be run on a third layer under the solid ground layer and beneath the module
mounting.
Run the host interfaces with ground on the adjacent layer to improve the return path.
TI recommends routing the signals as short as possible to the host.
7.1.5 Thermal Board Recommendations
The TI module uses µvias for layers 1 through 6 with full copper filling, providing heat flow all the way
to the module ground pads.
TI recommends using one big ground pad under the module with vias all the way to connect the pad to
all ground layers (see Figure 7-4).
Figure 7-4. Block of Ground Pads on Bottom Side of Package
Figure 7-5 shows via array patterns, which are applied wherever possible to connect all of the layers to
the TI module central or main ground pads.
Figure 7-5. Via Array Patterns
Copyright © 2013–2014, Texas Instruments Incorporated Applications and Implementation 33
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
Temp
(degC)
Time
(SeC)
D1
D2
D3
Meating Preheat Soldering Cooling
T1 T2
T3
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
7.1.6 Baking and SMT Recommendations
7.1.6.1 Baking Recommendations
Follow these baking guidelines for the WiLink 8 module:
Follow MSL level 3 to perform the baking process.
After the bag is open, devices subjected to reflow solder or other high temperature processes must be
mounted within 168 hours of factory conditions (< 30°C/60% RH) or stored at <10% RH.
if the Humidity Indicator Card reads >10%, devices require baking before being mounted.
If baking is required, bake devices for 8 hours at 125 °C.
7.1.6.2 SMT Recommendations
Figure 7-6 shows the recommended reflow profile for the WiLink 8 module.
Figure 7-6. Reflow Profile for the WiLink 8 Module
Table 7-3 lists the temperature values for the profile shown in Figure 7-6.
Table 7-3. Temperature Values for Reflow Profile
ITEM TEMPERATURE (°C) TIME (s)
Preheat D1 to approximately D2: 140 to 200 T1: 80 to approximately 120
Soldering D2: 220 T2: 60 ±10
Peak temperature D3: 250 max T3: 10
34 Applications and Implementation Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
8 Device and Documentation Support
8.1 Device Support
8.1.1 Development Support
For a complete listing of development-support tools, visit the Texas Instruments WL18xx Wiki. For
information on pricing and availability, contact the nearest TI field sales office or authorized distributor.
8.1.2 Device Support Nomenclature
To designate the stages in the product development cycle, TI assigns prefixes to the part numbers. These
prefixes represent evolutionary stages of product development from engineering prototypes through fully
qualified production devices.
X Experimental, preproduction, sample or prototype device. Device may not meet all product qualification conditions and
may not fully comply with TI specifications. Experimental/Prototype devices are shipped against the following disclaimer:
“This product is still in development and is intended for internal evaluation purposes.” Notwithstanding any provision to the
contrary, TI makes no warranty expressed, implied, or statutory, including any implied warranty of merchantability of
fitness for a specific purpose, of this device.
null Device is qualified and released to production. TI’s standard warranty applies to production devices.
8.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 8-1. Related Links
TECHNICAL TOOLS & SUPPORT &
PARTS PRODUCT FOLDER SAMPLE & BUY DOCUMENTS SOFTWARE COMMUNITY
WL1801MOD Click here Click here Click here Click here Click here
WL1805MOD Click here Click here Click here Click here Click here
WL1831MOD Click here Click here Click here Click here Click here
WL1835MOD Click here Click here Click here Click here Click here
8.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the
respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views;
see TI's Terms of Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster
collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge,
explore ideas and help solve problems with fellow engineers.
TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help
developers get started with Embedded Processors from Texas Instruments and to foster
innovation and growth of general knowledge about the hardware and software surrounding
these devices.
8.4 Trademarks
WiLink, E2E are trademarks of Texas Instruments.
ARM is a registered trademark of ARM Physical IP, Inc.
Bluetooth is a registered trademark of Bluetooth SIG, Inc..
Android is a trademark of Google Inc.
IEEE Std 802.11 is a trademark of IEEE.
Linux is a registered trademark of Linus Torvalds.
Wi-Fi is a registered trademark of Wi-Fi Alliance.
All other trademarks are the property of their respective owners.
Copyright © 2013–2014, Texas Instruments Incorporated Device and Documentation Support 35
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
8.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
8.6 Glossary
SLYZ022 TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
36 Device and Documentation Support Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
www.ti.com
SWRS152J JULY 2013REVISED OCTOBER 2014
9 Mechanical Packaging and Orderable Information
9.1 TI Module Mechanical Outline
Figure 9-1 shows the mechanical outline for the device.
Figure 9-1. TI Module Mechanical Outline
Table 9-1 lists the dimensions for the mechanical outline of the device.
Table 9-1. Dimensions for TI Module Mechanical Outline
MARKING MIN (mm) NOM (mm) MAX (mm) MARKING MIN (mm) NOM (mm) MAX (mm)
L (body size) 13.20 13.30 13.40 c2 0.65 0.75 0.85
W (body size) 13.30 13.40 13.50 c3 1.15 1.25 1.35
T (thickness) 1.90 2.00 d1 0.90 1.00 1.10
a1 0.30 0.40 0.50 d2 0.90 1.00 1.10
a2 0.60 0.70 0.80 e1 1.30 1.40 1.50
a3 0.65 0.75 0.85 e2 1.30 1.40 1.50
b1 0.20 0.30 0.40 e3 1.15 1.25 1.35
b2 0.65 0.75 0.85 e4 1.20 1.30 1.40
b3 1.20 1.30 1.40 e5 1.00 1.10 1.20
c1 0.20 0.30 0.40 e6 1.00 1.10 1.20
Copyright © 2013–2014, Texas Instruments Incorporated Mechanical Packaging and Orderable Information 37
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152J JULY 2013REVISED OCTOBER 2014
www.ti.com
9.2 Packaging Information
The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and
revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
38 Mechanical Packaging and Orderable Information Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: WL1801MOD WL1805MOD WL1831MOD WL1835MOD
PACKAGE OPTION ADDENDUM
www.ti.com 3-Sep-2014
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
WL1801MODGBMOCR ACTIVE 100 1200 TBD Call TI Call TI -20 to 70
WL1801MODGBMOCT ACTIVE 100 250 TBD Call TI Call TI -20 to 70
WL1805MODGBMOCR ACTIVE 100 1200 TBD Call TI Call TI -20 to 70
WL1805MODGBMOCT ACTIVE 100 250 TBD Call TI Call TI -20 to 70
WL1831MODGBMOCR ACTIVE 100 1200 TBD Call TI Call TI -20 to 70
WL1831MODGBMOCT ACTIVE 100 250 TBD Call TI Call TI -20 to 70
WL1835MODGBMOCR ACTIVE 100 1200 TBD Call TI Call TI -20 to 70
WL1835MODGBMOCT ACTIVE 100 250 TBD Call TI Call TI -20 to 70
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
PACKAGE OPTION ADDENDUM
www.ti.com 3-Sep-2014
Addendum-Page 2
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated