SCLS094B – DECEMBER 1982 – REVISED MAY 1997


 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


#### description

The 'HC74 contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN54HC74 is characterized for operation over the full military temperature range  $-55^{\circ}$ C to 125°C. The SN74HC74 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

SN54HC74...J OR W PACKAGE SN74HC74...D, DB, N, OR PW PACKAGE (TOP VIEW)





NC - No internal connection

#### FUNCTION TABLE

	INP	OUTPUTS			
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	н	L
н	L	Х	Х	L	Н
L	L	Х	Х	н†	H‡
н	Н	$\uparrow$	Н	н	L
н	Н	$\uparrow$	L	L	Н
н	Н	L	Х	Q <sub>0</sub>	Q <sub>0</sub>

<sup>†</sup> This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCLS094B - DECEMBER 1982 - REVISED MAY 1997

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

## logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range<sup>‡</sup>

Supply voltage range, $V_{CC}$ Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (so Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_C$ Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 2)	eee Note 1)	±20 mA ±20 mA ±25 mA ±50 mA 127°C/W 158°C/W 78°C/W
Storage temperature range, T <sub>stg</sub>		

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS094B - DECEMBER 1982 - REVISED MAY 1997

## recommended operating conditions

			S	N54HC7	4	S	N74HC7	4	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		2	5	6	2	5	6	V	
		$V_{CC} = 2 V$	1.5			1.5				
ViH	VIH High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V	
		VCC = 6 V	4.2			4.2				
	Low-level input voltage	$V_{CC} = 2 V$	0		0.5	0		0.5		
VIL		$V_{CC} = 4.5 V$	0		1.35	0		1.35	V	
		VCC = 6 V	0		1.8	0		1.8		
VI	Input voltage		0		VCC	0		VCC	V	
Vo	Output voltage		0		VCC	0		VCC	V	
		$V_{CC} = 2 V$	0		1000	0		1000		
tt	Input transition (rise and fall) time	$V_{CC} = 4.5 V$	0		500	0		500	ns	
		$V_{CC} = 6 V$	0		400	0		400		
Тд	Operating free-air temperature		-55		125	-40		85	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	Vaa	Т	A = 25°C	;	SN54	HC74	SN74HC74		UNIT
PARAMETER	TEST CC	NDITIONS V <sub>CC</sub>		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
VOH	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
		I <sub>OH</sub> = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		I <sub>OH</sub> = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
		I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
li li	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_{I} = V_{CC} \text{ or } 0,$	I <sub>O</sub> = 0	6 V			4		80		40	μΑ
Ci			2 V to 6 V		3	10		10		10	pF



SCLS094B - DECEMBER 1982 - REVISED MAY 1997

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vee	T <sub>A</sub> =	25°C	SN54	HC74	SN74	HC74	UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	6	0	4.2	0	5	
fclock	Clock frequency		4.5 V	0	31	0	21	0	25	MHz
			6 V	0	36	0	25	0	29	
			2 V	100		150		125		
t <sub>w</sub> Pulse duration	PRE or CLR low	4.5 V	20		30		25			
		6 V	17		25		21		ns	
	Puise duration	CLK high or low	2 V	80		120		100		
			4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	100		150		125		
		Data	4.5 V	20		30		25		
	Satur time before CLKA		6 V	17		25		21		
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>		2 V	25		40		30		ns
		PRE or CLR inactive	4.5 V	5		8		6		
			6 V	4		7		5		
			2 V	0		0		0		ns
th	Hold time, data after $CLK\uparrow$		4.5 V	0		0		0		
			6 V	0		0		0		

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	Т	λ = 25°C	;	SN54	HC74	SN74	HC74	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	10		4.2		5		
f <sub>max</sub>			4.5 V	31	50		21		25		MHz
			6 V	36	60		25		29		
		2 V		70	230		345		290		
	PRE or CLR	Q or $\overline{Q}$	4.5 V		20	46		69		58	
<b>.</b> .			6 V		15	39		59		49	
<sup>t</sup> pd			2 V		70	175		250		220	ns
	CLK	Q or Q	4.5 V		20	35		50		44	
			6 V		15	30		42		37	
			2 V		28	75		110		95	
tt		Q or Q	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpc	d Power dissipation capacitance per flip-flop	No load	35	pF



SCLS094B - DECEMBER 1982 - REVISED MAY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns. t<sub>f</sub> = 6 ns.
- C. For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tPLH and tPHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

1 of 3

🐺 Texas Instruments	THE WORLD	LEADER I	N DSP AN	D ANALOG
Products 💌	Development	t Tools 📃 📼	Applica	ations 💌
Search GO	<ul> <li>Advanced Search</li> <li>Tech Support</li> </ul>	□ TI Home □ Comments	□ TI&ME □ Site Map	🖬 Employment 🖿 Ti Global

# PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY | APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

# SN74HC74, Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74HC74				
Voltage Nodes (V)	6, 5, 2				
Vcc range (V)	2.0 to 6.0				
Input Level	CMOS				
Output Level	CMOS				
Output Drive (mA)	-4/4				
Output	3S				
No. of Bits	2				
Static Current	0.04				
th (ns)	0				
tpd(max) (ns)	37				
tsu (ns)	21				

#### FEATURES

Back to Top

 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

## DESCRIPTION

Back to Top

The 'HC74 contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE\) or clear (CLR\) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN54HC74 is characterized for operation over the full military temperature range -55°C to

2 of 3

125°C. The SN74HC74 is characterized for operation from -40°C to 85°C.

# TECHNICAL DOCUMENTS

# To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

# DATASHEET

Full datasheet in Acrobat PDF: <u>scls094b.pdf</u> (96 KB) (Updated: 05/01/1997) Full datasheet in Zipped PostScript: <u>scls094b.psz</u> (97 KB)

# APPLICATION NOTES

View Application Reports for <u>Digital Logic</u>

- <u>CMOS Power Consumption and CPD Calculation</u> (SCAA035B Updated: 06/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- HCMOS Design Considerations (SCLA007 Updated: 04/01/1996)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- <u>SN54/74HCT CMOS Logic Family Applications And Restrictions</u> (SCLA011 Updated: 05/01/1996)
- Using High Speed CMOS and Advanced CMOS In Systems With Multiple Vcc (SCLA008 -Updated: 04/01/1996)

# RELATED DOCUMENTS

Back to Top

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

## PRICING/AVAILABILITY

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	<u>BUDGETARY</u> <u>PRICE</u> <u>US\$/UNIT</u> <u>QTY=1000+</u>	<u>PACK</u> <u>QTY</u>	PRICING/AVAILABILITY
SN74HC74ADBLE	<u>DB</u>	14	-40 TO 85	OBSOLETE			
SN74HC74ADBR	<u>DB</u>	14	-40 TO 85	ACTIVE	0.35	2000	Check stock or order
SN74HC74D	D	14	-40 TO 85	ACTIVE	0.27	50	Check stock or order
SN74HC74DBLE	<u>DB</u>	14	-40 TO 85	OBSOLETE			
SN74HC74DBR	<u>DB</u>	14	-40 TO 85	ACTIVE	0.27	2000	Check stock or order
SN74HC74DR	<u>D</u>	14	-40 TO	ACTIVE	0.30	2500	Check stock or order

Back to Top

Back to Top

Back to Top

			85				
SN74HC74N	<u>N</u>	14	-40 TO 85	ACTIVE	0.25	25	Check stock or order
SN74HC74N3	<u>N</u>	14	-40 TO 85	OBSOLETE			
SN74HC74NSR	<u>NS</u>	14	-40 TO 85	ACTIVE	0.35	2000	Check stock or order
SN74HC74PWLE	<u>PW</u>	14	-40 TO 85	OBSOLETE			
SN74HC74PWR	<u>PW</u>	14	-40 TO 85	ACTIVE	0.27	2000	Check stock or order

# Table Data Updated on: 11/16/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy</u> | <u>Important Notice</u>

3 of 3