Integrated Silicon Solution, Inc. — www.issi.com 1
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single R/W (Read/Write) control pin
• Clock controlled, registered address,
data and control
• Interleaved or linear burst sequence control us-
ing MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Power Down mode
• Common data inputs and data outputs
• CKE pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 119-ball PBGA, 165-ball
PBGA and 209-ball (x72) PBGA packages
• Power supply:
NVP: Vdd 2.5V (± 5%), Vddq 2.5V (± 5%)
NLP: Vdd 3.3V (± 5%), Vddq 3.3V/2.5V (± 5%)
• JTAG Boundary Scan for PBGA packages
• Industrial temperature available
• Lead-free available
• Leaded option available upon request
DESCRIPTION
The 18 Meg 'NLP/NVP' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device
for networking and communications applications. They
are organized as 256K words by 72 bits, 512K words
by 36 bits and 1M words by 18 bits, fabricated with ISSI's
advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable, CKE is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the ADV
input. When the ADV is HIGH the internal burst counter
is incremented. New external addresses can be loaded
when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when WE is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
256K x 72, 512K x 36 and 1M x 18
18Mb, PIPELINE 'NO WAIT' STATE BUS SRAM
JUNE 2011
FAST ACCESS TIME
Symbol Parameter -250 -200 Units
tkq Clock Access Time 2.6 3.1 ns
tkc Cycle Time 4 5 ns
Frequency 250 200 MHz
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
2 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
BLOCK DIAGRAM
ADV
WE }
BW
Ÿ
X
(X=a,b,c,d or a,b)
CE
CE2
CE2
CONTROL
LOGIC
256Kx72; 512Kx36;
1024Kx18
MEMORY ARRAY
WRITE
ADDRESS
REGISTER
WRITE
ADDRESS
REGISTER
CONTROL
LOGIC
OUTPUT
REGISTER
BUFFER
ADDRESS
REGISTER
x 72: A [0:17] or
x 36: A [0:18] or
x 18: A [0:19]
CLK
CKE
A2-A17 or A2-A18 or A2-A19
A0-A1 A'0-A'1
BURST
ADDRESS
COUNTER
MODE
DATA-IN
REGISTER
DATA-IN
REGISTER
CONTROL
REGISTER
OE
ZZ
72, 36 or 18
K
K
DQx/DQPx
K
K
Integrated Silicon Solution, Inc. — www.issi.com 3
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
Bottom View
209-Ball, 14 mm x 22 mm BGA
1 mm Ball Pitch, 11 x 19 Ball Array
Bottom View
165-Ball, 13 mm x 15mm BGA
1 mm Ball Pitch, 11 x 15 Ball Array
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
4 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
1 2 3 4 5 6 7 8 9 10 11
A DQg DQg A CE2 A ADV A CE2 A DQb DQb
B DQg DQg BWcBWgNC WE ABWbBWfDQb DQb
C DQg DQg BWhBWdNC CE NC BWeBWaDQb DQb
D DQg DQg VSS NC NC OE NC NC VSS DQb DQb
E DQPg DQPc Vddq Vddq Vdd Vdd Vdd Vddq Vddq DQPf DQPb
F DQc DQc VSS VSS VSS NC VSS VSS VSS DQf DQf
G DQc DQc Vddq Vddq Vdd NC Vdd Vddq Vddq DQf DQf
H DQc DQc VSS VSS VSS NC VSS VSS VSS DQf DQf
J DQc DQc Vddq Vddq Vdd NC Vdd Vddq Vddq DQf DQf
K NC NC CLK NC VSS CKE VSS NC NC NC NC
L DQh DQh Vddq Vddq Vdd NC Vdd Vddq Vddq DQa DQa
M DQh DQh VSS VSS VSS NC VSS VSS VSS DQa DQa
N DQh DQh Vddq Vddq Vdd NC Vdd Vddq Vddq DQa DQa
P DQh DQh VSS VSS VSS ZZ VSS VSS VSS DQa DQa
R DQPd DQPh Vddq Vddq Vdd Vdd Vdd Vddq Vddq DQPa DQPe
T DQd DQd VSS NC NC MODE NC NC VSS DQe DQe
U DQd DQd NC A NC A NC A NC DQe DQe
V DQd DQd A A A A1 A A A DQe DQe
W DQd DQd TMS TDI A A0 A TDO TCK DQe DQe
PIN DESCRIPTIONS
Symbol Pin Name
A Synchronous Address Inputs
A0, A1 Synchronous Address Inputs. These
pins must tied to the two LSBs of the
address bus.
ADV Synchronous Burst Address Advance
BWa-BWh Synchronous Byte Write Enable
CE, CE2, CE2 Synchronous Chip Enable
CLK Synchronous Clock
CKE Clock Enable
DQx Synchronous Data Input/Output
DQPx Parity Data I/O
VSS Ground
MODE Burst Sequence Selection
OE Output Enable
TCK, TDI JTAG Pins
TDO, TMS
Vdd 3.3V/2.5V Power Supply
Vddq
I
solated Output Buffer Supply:
3.3V/2.5V
WE Write Enable
ZZ Snooze Enable
PIN CONFIGURATION — 256K X 72, 209-Ball PBGA (TOP VIEW)
11 x 19 Ball BGA—14 x 22 mm2 Body—1 mm Ball Pitch
Integrated Silicon Solution, Inc. — www.issi.com 5
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
1 2 3 4 5 6 7 8 9 10 11
A NC A CE BWc BWb CE2 CKE ADV A A NC
B NC A CE2 BWd BWa CLK WE OE A A NC
C DQPc NC Vddq VSS VSS VSS VSS VSS Vddq NC DQPb
D DQc DQc Vddq Vdd VSS VSS VSS Vdd Vddq DQb DQb
E DQc DQc Vddq Vdd VSS VSS VSS Vdd Vddq DQb DQb
F DQc DQc Vddq Vdd VSS VSS VSS Vdd Vddq DQb DQb
G DQc DQc Vddq Vdd VSS VSS VSS Vdd Vddq DQb DQb
H NC VDD NC Vdd VSS VSS VSS Vdd NC NC ZZ
J DQd DQd Vddq Vdd VSS VSS VSS Vdd Vddq DQa DQa
K DQd DQd Vddq Vdd VSS VSS VSS Vdd Vddq DQa DQa
L DQd DQd Vddq Vdd VSS VSS VSS Vdd Vddq DQa DQa
M DQd DQd Vddq Vdd VSS VSS VSS Vdd Vddq DQa DQa
N DQPd NC Vddq VSS NC NC NC VSS Vddq NC DQPa
P NC NC A A TdI A1* TDO A A A NC
R MODE NC A A TMS A0* TCK A A A A
Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
PIN DESCRIPTIONS
Symbol Pin Name
A Address Inputs
A0, A1 Synchronous Burst Address Inputs
ADV Synchronous Burst Address Advance/
Load
WE Synchronous Read/Write Control
Input
CLK Synchronous Clock
CKE Clock Enable
CE, CE2, CE2 Synchronous Chip Enable
BWx (x=a-d) Synchronous Byte Write Inputs
OE Output Enable
ZZ Power Sleep Mode
MODE Burst Sequence Selection
TCK, TDI JTAG Pins
TDO, TMS
VDD 3.3V/2.5V Power Supply
NC No Connect
DQx Data Inputs/Outputs
DQPx Parity Data I/O
VDDQ Isolated output Power Supply
3.3V/2.5V
VSS Ground
PIN CONFIGURATION — 512K x 36, 165-Ball PBGA (TOP VIEW)
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
6 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
165-PIN PBGA PACKAGE CONFIGURATION 1024K x 18 (TOP VIEW)
PIN DESCRIPTIONS
Symbol Pin Name
A Address Inputs
A0, A1 Synchronous Burst Address Inputs
ADV Synchronous Burst Address Advance/
Load
WE Synchronous Read/Write Control
Input
CLK Synchronous Clock
CKE Clock Enable
CE, CE2, CE2 Synchronous Chip Enable
BWx (x=a,b) Synchronous Byte Write Inputs
OE Output Enable
ZZ Power Sleep Mode
1234567891011
AABWbCKE
B NC A WE OE
C NC NC Vss Vss
D NC DQb Vss Vss NC
E NC DQb Vss Vss Vss
F
NC DQb NC
G NC DQb
NC
NC
H NC VDD
VDDQ
J
DQb NC DQa
KDQb NC
L
DQb NC Vss
M DQb NC Vss
N DQPb NC Vss Vss NC
P NC NC A1* TDO
R MODE ATCK
CE2
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vss
NC
NC
AA
A
A
A
A
A
A
AA
A
A
AA
A
CE
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
NC
NC
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
NC
BWa
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vss
NC
TDI
TMS
CE2
CLK
Vss
NC
A0*
NC
Vss
Vss
Vss
Vss
Vss
Vss
ADV
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
NC
NC
NC
DQa
DQa
DQa
NC
NC
NC
NC
NC
NC
NC
ZZ
DQa
DQa
DQa
DQa
DQPa
Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
MODE Burst Sequence Selection
TCK, TDI JTAG Pins
TDO, TMS
VDD 3.3V/2.5V Power Supply
NC No Connect
DQx Data Inputs/Outputs
DQPx Parity Data I/O
VDDQ Isolated output Power Supply
3.3V/2.5V
VSS Ground
Integrated Silicon Solution, Inc. — www.issi.com 7
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
119-PIN PBGA PACKAGE CONFIGURATION 1024K x 18 (TOP VIEW)
PIN DESCRIPTIONS
Symbol Pin Name
A Address Inputs
A0, A1 Synchronous Burst Address Inputs
ADV Synchronous Burst Address Advance/
Load
WE Synchronous Read/Write Control
Input
CLK Synchronous Clock
CKE Clock Enable
CE Synchronous Chip Select
CE2 Synchronous Chip Select
CE2 Synchronous Chip Select
BWx (x=a,b) Synchronous Byte Write Inputs
OE Output Enable
ZZ Power Sleep Mode
MODE Burst Sequence Selection
TCK, TDO JTAG Pins
TMS, TDI
Vdd Power Supply
VSS Ground
NC No Connect
DQa-DQb Data Inputs/Outputs
DQPa-Pb Parity Data I/O
Vddq Output Power Supply
1234567
AA
BNC
CNC
DDQb Vss
EDQb Vss
F
VDDQ
GDQb
HDQb
J
VDDQ VDD
KDQb
L
DQb
MVDDQ DQb
NDQb NC
Vss
P
NC
DQPb
RA
CE2
MODE
A
A0*
A
A
V
SS
V
SS
V
SS
V
SS
NC
V
SS
V
SS
NC
NC
VDD
VDD VDD
VDD
NC
Vss
Vss
Vss
Vss
Vss
NC
CE2
NCA
NC
T
UVDDQ
NC
VDDQ
A
NC
TMS TDI
A
A
BWb
TCK
A1*
CKE
NC
CLK
NC
WE
A
OE
CE
A
ADV
TDO
A
NC
BWa
A
A
A
DQPa
DQa
DQa
DQa
DQa
A
A
VDDQ
ZZ
DQa
DQa
VDDQ
DQa
DQa
VDDQ
VDDQ
NC
VDDQ
NC
NC
NC
NC
NC
NC
NC
NC
A
V
SS
V
SS
NC
NC
NC
NC
NC
NC
NC
NC
NC
Note: A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
8 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
PIN CONFIGURATION
100-Pin TQFP
1M x 18
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
A
NC
NC
V
DDQ
Vss
NC
DQPa
DQa
DQa
Vss
V
DDQ
DQa
DQa
Vss
NC
V
DD
ZZ
DQa
DQa
V
DDQ
Vss
DQa
DQa
NC
NC
Vss
V
DDQ
NC
NC
NC
NC
NC
NC
V
DDQ
Vss
NC
NC
DQb
DQb
Vss
V
DDQ
DQb
DQb
NC
V
DD
NC
Vss
DQb
DQb
V
DDQ
Vss
DQb
DQb
DQPb
NC
Vss
V
DDQ
NC
NC
NC
A
A
CE
CE2
NC
NC
BWb
BWa
CE2
V
DD
Vss
CLK
WE
CKE
OE
ADV
A
A
A
A
MODE
A
A
A
A
A1
A0
NC
NC
Vss
V
DD
NC
NC
A
A
A
A
A
A
A
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
DQPb
DQb
DQb
V
DDQ
Vss
DQb
DQb
DQb
DQb
Vss
V
DDQ
DQb
DQb
Vss
NC
V
DD
ZZ
DQa
DQa
V
DDQ
Vss
DQa
DQa
DQa
DQa
Vss
V
DDQ
DQa
DQa
DQPa
DQPc
DQc
DQc
V
DDQ
Vss
DQc
DQc
DQc
DQc
Vss
V
DDQ
DQc
DQc
NC
V
DD
NC
Vss
DQd
DQd
V
DDQ
Vss
DQd
DQd
DQd
DQd
Vss
V
DDQ
DQd
DQd
DQPd
A
A
CE
CE2
BWd
BWc
BWb
BWa
CE2
V
DD
Vss
CLK
WE
CKE
OE
ADV
A
A
A
A
MODE
A
A
A
A
A1
A0
NC
NC
Vss
V
DD
NC
NC
A
A
A
A
A
A
A
512K x 36
PIN DESCRIPTIONS
A0, A1 Synchronous Address Inputs. These
pins must tied to the two LSBs of the
address bus.
A Synchronous Address Inputs
CLK Synchronous Clock
ADV Synchronous Burst Address Advance
BWa-BWd Synchronous Byte Write Enable
WE Write Enable
CKE Clock Enable
Vss Ground for Core
NC Not Connected
CE, CE2, CE2 Synchronous Chip Enable
OE Output Enable
DQa-DQd Synchronous Data Input/Output
DQPa-DQPd Parity Data I/O
MODE Burst Sequence Selection
Vdd +3.3V/2.5V Power Supply
VSS Ground for output Buffer
Vddq
Isolated Output Buffer Supply: +3.3V/2.5V
ZZ Snooze Enable
Integrated Silicon Solution, Inc. — www.issi.com 9
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
SYNCHRONOUS TRUTH TABLE(1)
Address
Operation Used CE CE2 CE2 ADV WE BWx OE CKE CLK
Not Selected N/A H X X L X X X L ↑
Not Selected N/A X L X L X X X L ↑
Not Selected N/A X X H L X X X L ↑
Not Selected Continue N/A X X X H X X X L ↑
Begin Burst Read External Address L H L L H X L L ↑
Continue Burst Read Next Address X X X H X X L L ↑
NOP/Dummy Read External Address L H L L H X H L ↑
Dummy Read Next Address X X X H X X H L ↑
Begin Burst Write External Address L H L L L L X L ↑
Continue Burst Write Next Address X X X H X L X L ↑
NOP/Write Abort N/A L H L L L H X L ↑
Write Abort Next Address X X X H X H X L ↑
Ignore Clock Current Address X X X X X X X H ↑
Notes:
1. "X" means don't care.
2. The rising edge of clock is symbolized by ↑
3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
4. WE = L means Write operation in Write Truth Table.
WE = H means Read operation in Write Truth Table.
5. Operation finally depends on status of asynchronous pins (ZZ and OE).
BURST
READ
DESELECT
BURST
WRITE
BEGIN
READ
BEGIN
WRITE
READ
WRITE
READ WRITE
BURST
BURST
BURST
DS
DS
DS
READ
DSDS
READ WRITE
WRITE
BURST BURST
WRITE
READ
STATE DIAGRAM
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
10 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
ASYNCHRONOUS TRUTH TABLE(1)
Operation ZZ OE I/O STATUS
Sleep Mode H X High-Z
Read L L DQ
L H High-Z
Write L X Din, High-Z
Deselected L X High-Z
Notes:
1. X means "Don't Care".
2. For write cycles following read cycles, the output buffers must be disabled with OE, otherwise data
bus contention will occur.
3. Sleep Mode means power Sleep Mode where stand-by current does not depend on cycle time.
4. Deselected means power Sleep Mode where stand-by current depends on cycle time.
WRITE TRUTH TABLE (x18)
Operation WE BWa BWb
READ H X X
WRITE BYTE a L L H
WRITE BYTE b L H L
WRITE ALL BYTEs L L L
WRITE ABORT/NOP L H H
Notes:
1. X means "Don't Care".
2. All inputs in this table must beet setup and hold time around the rising edge of CLK.
WRITE TRUTH TABLE (x36)
Operation WE BWa BWb BWc BWd
READ H X X X X
WRITE BYTE a L L H H H
WRITE BYTE b L H L H H
WRITE BYTE c L H H L H
WRITE BYTE d L H H H L
WRITE ALL BYTEs L L L L L
WRITE ABORT/NOP L H H H H
Notes:
1. X means "Don't Care".
2. All inputs in this table must beet setup and hold time around the rising edge of CLK.
Integrated Silicon Solution, Inc. — www.issi.com 11
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
INTERLEAVED BURST ADDRESS TABLE (MODE = Vdd or NC)
External Address 1st Burst Address 2nd Burst Address 3rd Burst Address
A1 A0 A1 A0 A1 A0 A1 A0
00 01 10 11
01 00 11 10
10 11 00 01
11 10 01 00
WRITE TRUTH TABLE (x72)
Operation WE BWa BWb BWc BWd BWe BWf BWg BWh
READ H X X X X X X X X
WRITE BYTE a L L H H H H H H H
WRITE BYTE b L H L H H H H H H
WRITE BYTE c L H H L H H H H H
WRITE BYTE d L H H H L H H H H
WRITE BYTE e L H H H H L H H H
WRITE BYTE f L H H H H H L H H
WRITE BYTE g L H H H H H H L H
WRITE BYTE h L H H H H H H H L
WRITE ALL BYTEs L L L L L L L L L
WRITE ABORT/NOP L H H H H H H H H
Notes:
1. X means "Don't Care".
2. All inputs in this table must beet setup and hold time around the rising edge of CLK.
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
12 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
LINEAR BURST ADDRESS TABLE (MODE = VSS)
ABSOLUTE MAXIMUM RATINGS(1)
Symbol Parameter Value Unit
TSTG Storage Temperature –65 to +150 °C
Pd Power Dissipation 1.6 W
IouT Output Current (per I/O) 100 mA
VIn, VouT Voltage Relative to VSS for I/O Pins –0.5 to Vddq + 0.3 V
VIn Voltage Relative to VSS for –0.3 to 4.6 V
for Address and Control Inputs
Notes:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reli-
ability.
2. This device contains circuity to protect the inputs against damage due to high static voltages or electric fields; however, precau-
tions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3.
This device contains circuitry that will ensure the output devices are in High-Z at power up.
0,0
1,0
0,1A1', A0' = 1,1
OPERATING RANGE (IS61NLPx)
Range Ambient Temperature VDD VDDq
Commercial 0°C to +70°C 3.3V ± 5% 3.3V / 2.5V ± 5%
Industrial -40°C to +85°C 3.3V ± 5% 3.3V / 2.5V ± 5%
OPERATING RANGE (IS61NVPx)
Range Ambient Temperature VDD VDDq
Commercial 0°C to +70°C 2.5V ± 5% 2.5V ± 5%
Industrial -40°C to +85°C 2.5V ± 5% 2.5V ± 5%
Integrated Silicon Solution, Inc. — www.issi.com 13
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)
-250 -200
MAX MAX
Symbol Parameter Test Conditions
Temp. range x18 x36 x72 x18 x36 x72 Uni
t
Icc AC Operating Device Selected, Com. 450 450 600 425 425 550 mA
Supply Current OE = VIh, ZZ ≤ VIl, Ind. 500 500 650 475 475 600
All Inputs ≤ 0.2V or ≥ Vdd – 0.2V,
Cycle Time ≥ tkc min.
ISb Standby Current Device Deselected, Com. 150 150 150 150 150 150 mA
TTL Input Vdd = Max., Ind. 150 150 150 150 150 150
All Inputs ≤ VIl or ≥ VIh,
ZZ ≤ VIl, f = Max.
ISbI Standby Current Device Deselected, Com. 110 110 110 110 110 110 mA
cMoS Input Vdd = Max., Ind. 125 125 125 125 125 125
VIn
≤
VSS + 0.2V or ≥Vdd – 0.2V
f = 0
ISb2 Sleep Mode ZZ>VIh Com. 60 60 60 60 60 60 mA
Ind. 75 75 75 75 75 75
Note:
1. MODE pin has an internal pullup and should be tied to Vdd or VSS. It exhibits ±100µA maximum leakage current when tied to ≤
VSS + 0.2V or ≥ Vdd – 0.2V.
DC ELECTRICAL CHARACTERISTICS (Over Operating Range)
3.3V 2.5V
Symbol Parameter Test Conditions Min. Max. Min. Max. Unit
Voh Output HIGH Voltage Ioh = –4.0 mA (3.3V) 2.4 — 2.0 — V
Ioh = –1.0 mA (2.5V)
Vol Output LOW Voltage Iol = 8.0 mA (3.3V) — 0.4 — 0.4 V
Iol = 1.0 mA (2.5V)
VIh Input HIGH Voltage 2.0 Vdd + 0.3 1.7 Vdd + 0.3 V
VIl Input LOW Voltage –0.3 0.8 –0.3 0.7 V
IlI Input Leakage Current VSS ≤ VIn ≤ Vdd(1) –5 5 –5 5 µA
Ilo Output Leakage Current VSS ≤ VouT ≤ Vddq, OE = VIh –5 5 –5 5 µA
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
14 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
3.3V I/O AC TEST CONDITIONS
Parameter Unit
Input Pulse Level 0V to 3.0V
Input Rise and Fall Times 1.5 ns
Input and Output Timing 1.5V
and Reference Level
Output Load See Figures 1 and 2
317 Ω
5 pF
Including
jig and
scope
351 Ω
OUTPUT
+3.3V
Figure 1 Figure 2
CAPACITANCE(1,2)
Symbol Parameter Conditions Max. Unit
cIn Input Capacitance VIn = 0V 6 pF
couT Input/Output Capacitance VouT = 0V 8 pF
Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T
A = 25°c, f = 1 MHz, Vdd = 3.3V.
3.3V I/O OUTPUT LOAD EQUIVALENT
1.5V
OUTPUT
Zo= 50Ω
50Ω
Integrated Silicon Solution, Inc. — www.issi.com 15
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
2.5V I/O AC TEST CONDITIONS
Parameter Unit
Input Pulse Level 0V to 2.5V
Input Rise and Fall Times 1.5 ns
Input and Output Timing 1.25V
and Reference Level
Output Load See Figures 3 and 4
Z
O
= 50Ω
1.25V
50Ω
OUTPUT
1,667 Ω
5 pF
Including
jig and
scope
1,538 Ω
OUTPUT
+2.5V
Figure 3 Figure 4
2.5V I/O OUTPUT LOAD EQUIVALENT
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
16 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
READ/WRITE CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)
-250 -200
Symbol Parameter Min. Max. Min. Max. Unit
fmax Clock Frequency — 250 — 200 MHz
tkc Cycle Time 4.0 — 5 — ns
tkh Clock High Time 1.7 — 2 — ns
tkl Clock Low Time 1.7 — 2 — ns
tkq Clock Access Time — 2.6 — 3.1 ns
tkqx(2) Clock High to Output Invalid 0.8 — 1.5 — ns
tkqlZ(2,3) Clock High to Output Low-Z 0.8 — 1 — ns
tkqhZ(2,3) Clock High to Output High-Z — 2.6 — 3.0 ns
toeq Output Enable to Output Valid — 2.8 — 3.1 ns
toelZ(2,3) Output Enable to Output Low-Z 0 — 0 — ns
toehZ(2,3) Output Disable to Output High-Z — 2.6 — 3.0 ns
tAS Address Setup Time 1.2 — 1.4 — ns
twS Read/Write Setup Time 1.2 — 1.4 — ns
tceS Chip Enable Setup Time 1.2 — 1.4 — ns
tSe Clock Enable Setup Time 1.2 — 1.4 — ns
tAdVS Address Advance Setup Time 1.2 — 1.4 — ns
tdS Data Setup Time 1.2 — 1.4 — ns
tAh Address Hold Time 0.3 — 0.4 — ns
the Clock Enable Hold Time 0.3 — 0.4 — ns
twh Write Hold Time 0.3 — 0.4 — ns
tceh Chip Enable Hold Time 0.3 — 0.4 — ns
tAdVh Address Advance Hold Time 0.3 — 0.4 — ns
tdh Data Hold Time 0.3 — 0.4 — ns
tPdS ZZ High to Power Down — 2 — 2 cyc
tPuS ZZ Low to Power Down — 2 — 2 cyc
Notes:
1. Configuration signal MODE is static and must not change during normal operation.
2. Guaranteed but not 100% tested. This parameter is periodically sampled.
3. Tested with load in Figure 2.
Integrated Silicon Solution, Inc. — www.issi.com 17
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
SLEEP MODE TIMING
SLEEP MODE ELECTRICAL CHARACTERISTICS
Symbol Parameter Conditions Min. Max. Unit
ISb2 Current during SLEEP MODE ZZ ≥ VIh 60 mA
tPdS ZZ active to input ignored 2 cycle
tPuS ZZ inactive to input sampled 2 cycle
tZZI ZZ active to SLEEP current 2 cycle
trZZI ZZ inactive to exit SLEEP current 0 ns
Don't Care
Deselect or Read Only Deselect or Read Only
tRZZI
CLK
ZZ
Isupply
All Inputs
(except ZZ)
Outputs
(Q)
ISB2
ZZ setup cycle ZZ recovery cycle
Normal
operation
cycle
tPDS tPUS
tZZI
High-Z
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
18 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
READ CYCLE TIMING
t
KQX
CLK
ADV
Address
WRITE
CKE
CE
OE
Data Out
A1 A2 A3
t
KH
t
KL
t
KC
Q3-3 Q3-4Q3-2Q3-1Q2-4Q2-3Q2-2Q2-1
Don't Care
Undefined
NOTES: WRITE = L means WE = L and BWx = L
WE = L and BWX = L
CE = L means CE1 = L, CE2 = H and CE2 = L
CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = L
t
OEHZ
t
SE
t
HE
t
AS
t
AH
t
WS
t
WH
t
CES
t
CEH
t
ADVS
t
ADVH
t
KQHZ
t
KQ
t
OEQ
t
OEHZ
Q1-1
Integrated Silicon Solution, Inc. — www.issi.com 19
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
WRITE CYCLE TIMING
t
DS
t
DH
CLK
ADV
Address
WRITE
CKE
CE
OE
Data In
Data Out
A1 A2 A3
t
KH
t
KL
t
KC
t
SE
t
HE
D3-3 D3-4D3-2D3-1D2-4D2-3D2-2D2-1D1-1
Don't Care
Undefined
NOTES: WRITE = L means WE = L and BWx = L
WE = L and BWX = L
CE = L means CE1 = L, CE2 = H and CE2 = L
CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = L
t
OEHZ
Q0-3 Q0-4
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
20 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
SINGLE READ/WRITE CYCLE TIMING
CLK
C
KE
Address
W
RITE
C
E
ADV
O
E
Data Out
Data In D5
t
SE
t
HE
t
KH
t
KL
t
KC
Don't Care
Undefined
NOTES: WRITE = L means WE = L and BWx = L
CE = L means CE1 = L, CE2 = H and CE2 = L
CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = L
D2
t
OELZ
t
OEQ
A1 A2 A3 A4 A5 A6 A7 A8 A9
Q1 Q3 Q4 Q6 Q7
t
DS
t
DH
Integrated Silicon Solution, Inc. — www.issi.com 21
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
CKE OPERATION TIMING
A1 A2 A3 A4 A5 A6
Q1 Q3 Q4
CLK
CKE
Address
WRITE
CE
ADV
OE
Data Out
Data In D2
t
SE
t
HE
t
KH
t
KL
t
KC
t
KQLZ
t
KQHZ
t
KQ
t
DH
t
DS
Don't Care
Undefined
NOTES: WRITE = L means WE = L and BWx = L
CE = L means CE1 = L, CE2 = H and CE2 = L
CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = L
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
22 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
CE OPERATION TIMING
Don't Care
Undefined
CLK
CKE
Address
WRITE
CE
ADV
OE
Data Out
Data In
t
SE
t
HE
t
KH
t
KL
t
KC
NOTES: WRITE = L means WE = L and BWx = L
CE = L means CE1 = L, CE2 = H and CE2 = L
CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = L
D5
D3
t
DH
t
DS
t
OELZ
t
OEQ
Q1 Q2 Q4
t
KQHZ
t
KQLZ
t
KQ
A1 A2 A3 A4 A5
Integrated Silicon Solution, Inc. — www.issi.com 23
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
IEEE 1149.1 SERIAL BOUNDARY SCAN (JTAG)
The IS61NLP and IS61NVP have a serial boundary scan
Test Access Port (TAP) in the PBGA package only. (Not
available in TQFP package.) This port operates in ac-
cordance with
IEEE
Standard 1149.1-1900, but does not
include all functions required for full 1149.1 compliance.
These functions from the
IEEE specification
are excluded
because they place added delay in the critical speed path
of the SRAM. The TAP controller operates in a manner that
does not conflict with the performance of other devices us-
ing 1149.1 fully compliant TAPs. The TAP operates using
JEDEC standard 2.5V I/O logic levels.
DISABLING THE JTAG FEATURE
The SRAM can operate without using the JTAG feature.
To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are
internally pulled up and may be disconnected. They may
alternately be connected to Vdd through a pull-up resistor.
TDO should be left disconnected. On power-up, the device
will start in a reset state which will not interfere with the
device operation.
31 30 29
. . .
2 1 0
2 1 0
0
x
. . . . .
2 1 0
Bypass Register
Instruction Register
Identification Register
Boundary Scan
Register*
TAP CONTROLLER
Selection Circuitry Selection Circuitry TDOTDI
TCK
TMS
TAP CONTROLLER BLOCK DIAGRAM
TEST ACCESS PORT (TAP) - TEST CLOCK
The test clock is only used with the TAP controller. All inputs
are captured on the rising edge of TCK and outputs are
driven from the falling edge of TCK.
TEST MODE SELECT (TMS)
The TMS input is used to send commands to the TAP
controller and is sampled on the rising edge of TCK. This
pin may be left disconnected if the TAP is not used. The
pin is internally pulled up, resulting in a logic HIGH level.
TEST DATA-IN (TDI)
The TDI pin is used to serially input information to the
registers and can be connected to the input of any regis-
ter. The register between TDI and TDO is chosen by the
instruction loaded into the TAP instruction register. For
information on instruction register loading, see the TAP
Controller State Diagram. TDI is internally pulled up and
can be disconnected if the TAP is unused in an applica-
tion. TDI is connected to the Most Significant Bit (MSB)
on any register.
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
24 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
Boundary Scan Register
The boundary scan register is connected to all input and
output pins on the
SRAM
. Several no connect
(NC)
pins are
also included in the scan register to reserve pins for higher
density devices. The x36 configuration has a 75-bit-long
register and the x18 configuration also has a 75-bit-long
register. The boundary scan register is loaded with the
contents of the RAM Input and Output ring when the TAP
controller is in the Capture-DR state and then placed be-
tween the
TDI
and
TDO
pins when the controller is moved
to the
Shift-DR
state. The EXTEST, SAMPLE/PRELOAD
and SAMPLE-Z instructions can be used to capture the
contents of the Input and Output ring.
The Boundary Scan Order tables show the order in which
the bits are connected. Each bit corresponds to one of the
bumps on the SRAM package. The MSB of the register
is connected to TDI, and the LSB is connected to TDO.
Identification (ID) Register
The ID register is loaded with a vendor-specific, 32-bit
code during the Capture-DR state when the IDCODE com-
mand is loaded to the instruction register. The IDCODE
is hardwired into the SRAM and can be shifted out when
the TAP controller is in the Shift-DR state. The ID register
has vendor code and other information described in the
Identification Register Definitions table.
Scan Register Sizes
Register Bit Size Bit Size Bit Size
Name (x18) (x36) (x72)
Instruction 3 3 3
Bypass 1 1 1
ID 32 32 32
Boundary Scan 75 75
TBD
IDENTIFICATION REGISTER DEFINITIONS
Instruction Field Description 256K x 72 512K x 36 1M x 18
Revision Number (31:28) Reserved for version number. xxxx xxxx xxxx
Device Depth (27:23) Defines depth of SRAM. 512K or 1M 00110 00111 01000
Device Width (22:18) Defines width of the SRAM. x72, x36 or x18 00101 00100 00011
ISSI Device ID (17:12) Reserved for future use. xxxx xxxxx xxxxx
ISSI JEDEC ID (11:1) Allows unique identification of SRAM vendor. 0011010101 00011010101 00011010101
ID Register Presence (0) Indicate the presence of an ID register. 1 1 1
TEST DATA OUT (TDO)
The TDO output pin is used to serially clock data-out from
the registers. The output is active depending on the current
state of the
TAP
state machine (see
TAP
Controller State
Diagram). The output changes on the falling edge of TCK
and TDO is connected to the Least Significant Bit (LSB)
of any register.
PERFORMING A TAP RESET
A Reset is performed by forcing TMS HIGH (Vdd) for five
rising edges of TCK. RESET may be performed while the
SRAM is operating and does not affect its operation. At
power-up, the TAP is internally reset to ensure that TDO
comes up in a high-Z state.
TAP REGISTERS
Registers are connected between the TDI and TDO pins
and allow data to be scanned into and out of the SRAM
test circuitry. Only one register can be selected at a time
through the instruction registers. Data is serially loaded
into the TDI pin on the rising edge of TCK and output on
the TDO pin on the falling edge of TCK.
Instruction Register
Three-bit instructions can be serially loaded into the in-
struction register. This register is loaded when it is placed
between the
TDI
and
TDO
pins. (See
TAP
Controller Block
Diagram) At power-up, the instruction register is loaded
with the IDCODE instruction. It is also loaded with the
IDCODE instruction if the controller is placed in a reset
state as previously described.
When the TAP controller is in the CaptureIR state, the two
least significant bits are loaded with a binary “01” pattern
to allow for fault isolation of the board level serial test path.
Bypass Register
To save time when serially shifting data through registers,
it is sometimes advantageous to skip certain states. The
bypass register is a single-bit register that can be placed
between TDI and TDO pins. This allows data to be shifted
through the
SRAM
with minimal delay. The bypass register
is set LOW (VSS) when the BYPASS instruction is executed.
Integrated Silicon Solution, Inc. — www.issi.com 25
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
TAP INSTRUCTION SET
Eight instructions are possible with the three-bit instruction
register and all combinations are listed in the Instruction
Code table. Three instructions are listed as
RESERVED
and should not be used and the other five instructions are
described below. The TAP controller used in this SRAM
is not fully compliant with the 1149.1 convention because
some mandatory instructions are not fully implemented.
The TAP controller cannot be used to load address, data or
control signals and cannot preload the
Input
or
Output
buf-
fers. The
SRAM
does not implement the
1149.1
commands
EXTEST
or
INTEST
or the
PRELOAD
portion of
SAMPLE/
PRELOAD
; instead it performs a capture of the
Inputs and
Output
ring when these instructions are executed. Instruc-
tions are loaded into the TAP controller during the Shift-IR
state when the instruction register is placed between TDI
and TDO. During this state, instructions are shifted from
the instruction register through the TDI and TDO pins. To
execute an instruction once it is shifted in, the TAP control-
ler must be moved into the Update-IR state.
EXTEST
EXTEST is a mandatory 1149.1 instruction which is to be
executed whenever the instruction register is loaded with
all 0s. Because EXTEST is not implemented in the TAP
controller, this device is not 1149.1 standard compliant.
The TAP controller recognizes an all-0 instruction. When an
EXTEST instruction is loaded into the instruction register,
the SRAM responds as if a SAMPLE/PRELOAD instruction
has been loaded. There is a difference between the instruc-
tions, unlike the
SAMPLE/PRELOAD
instruction, EXTEST
places the SRAM outputs in a High-Z state.
IDCODE
The IDCODE instruction causes a vendor-specific, 32-
bit code to be loaded into the instruction register. It also
places the instruction register between the TDI and TDO
pins and allows the IDCODE to be shifted out of the device
when the TAP controller enters the Shift-DR state. The
IDCODE instruction is loaded into the instruction register
upon power-up or whenever the TAP controller is given a
test logic reset state.
SAMPLE-Z
The SAMPLE-Z instruction causes the boundary scan
register to be connected between the TDI and TDO pins
when the TAP controller is in a Shift-DR state. It also places
all SRAM outputs into a High-Z state.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The
PRELOAD portion of this instruction is not implemented, so
the TAP controller is not fully 1149.1 compliant. When the
SAMPLE/PRELOAD instruction is loaded to the instruc-
tion register and the TAP controller is in the Capture-DR
state, a snapshot of data on the inputs and output pins is
captured in the boundary scan register.
It is important to realize that the TAP controller clock oper-
ates at a frequency up to 10 MHz, while the SRAM clock
runs more than an order of magnitude faster. Because of
the clock frequency differences, it is possible that during
the Capture-DR state, an input or output will under-go a
transition. The TAP may attempt a signal capture while in
transition (metastable state). The device will not be harmed,
but there is no guarantee of the value that will be captured
or repeatable results.
To guarantee that the boundary scan register will capture
the correct signal value, the SRAM signal must be stabilized
long enough to meet the TAP controller’s capture set-up
plus hold times (tcS and tch). To insure that the SRAM clock
input is captured correctly, designs need a way to stop (or
slow) the clock during a SAMPLE/PRELOAD instruction.
If this is not an issue, it is possible to capture all other
signals and simply ignore the value of the CLK captured
in the boundary scan register.
Once the data is captured, it is possible to shift out the data
by putting the TAP into the Shift-DR state. This places the
boundary scan register between the TDI and TDO pins.
Note that since the
PRELOAD
part of the command is not
implemented, putting the
TAP
into the
Update
to the
Update-
DR
state while performing a
SAMPLE/PRELOAD
instruction
will have the same effect as the Pause-DR command.
BYPASS
When the BYPASS instruction is loaded in the instruc-
tion register and the TAP is placed in a Shift-DR state,
the bypass register is placed between the TDI and TDO
pins. The advantage of the BYPASS instruction is that it
shortens the boundary scan path when multiple devices
are connected together on a board.
RESERVED
These instructions are not implemented but are reserved
for future use. Do not use these instructions.
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
26 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
INSTRUCTION CODES
Code Instruction Description
000 EXTEST Captures the Input/Output ring contents. Places the boundary scan register be-
tween the TDI and TDO. Forces all SRAM outputs to High-Z state. This
instruction is not 1149.1 compliant.
001 IDCODE Loads the ID register with the vendor ID code and places the register between TDI
and TDO. This operation does not affect SRAM operation.
010 SAMPLE-Z Captures the Input/Output contents. Places the boundary scan register between
TDI and TDO. Forces all SRAM output drivers to a High-Z state.
011 RESERVED Do Not Use: This instruction is reserved for future use.
100
SAMPLE/PRELOAD
Captures the Input/Output ring contents. Places the boundary scan register
between
TDI and TDO. Does not affect the SRAM operation. This instruction does not
implement 1149.1 preload function and is therefore not 1149.1 compliant.
101 RESERVED Do Not Use: This instruction is reserved for future use.
110 RESERVED Do Not Use: This instruction is reserved for future use.
111 BYPASS Places the bypass register between TDI and TDO. This operation does not
affect SRAM operation.
Select DR
Capture DR
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
Select IR
Capture IR
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
Test Logic Reset
Run Test/Idle 1 1 1
1 1
1 1
1
1
11
11
1
0
0
0
0
1
0 0
0
0
0
0
0
0
0
0
0
1 0
TAP CONTROLLER STATE DIAGRAM
Integrated Silicon Solution, Inc. — www.issi.com 27
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
TAP Electrical Characteristics Over the Operating Range(1,2)
Symbol Parameter Test Conditions Min. Max. Units
Voh1 Output HIGH Voltage Ioh = –2.0 mA 1.7 — V
Voh2 Output HIGH Voltage Ioh = –100
µ
A 2.1 — V
Vol1 Output LOW Voltage Iol = 2.0 mA — 0.7 V
Vol2 Output LOW Voltage Iol = 100
µ
A — 0.2 V
VIh Input HIGH Voltage 1.7 Vdd +0.3 V
VIl Input LOW Voltage –0.3 0.7 V
Ix Input Leakage Current VSS ≤ V I ≤ Vddq –10 10
µ
A
Notes:
1. All Voltage referenced to Ground.
2. Overshoot: VIh (AC) ≤ Vdd +1.5V for t ≤ tTcyc/2,
Undershoot: VIl (AC) ≤ 0.5V for t ≤ tTcyc/2,
Power-up: VIh < 2.6V and Vdd < 2.4V and Vddq < 1.4V for t < 200 ms.
TAP AC ELECTRICAL CHARACTERISTICS(1,2) (OVER OPERATING RANGE)
Symbol Parameter Min. Max. Unit
tTcyc TCK Clock cycle time 100 — ns
fTf TCK Clock frequency — 10 MHz
tTh TCK Clock HIGH 40 — ns
tTl TCK Clock LOW 40 — ns
tTMSS TMS setup to TCK Clock Rise 10 — ns
tTdIS TDI setup to TCK Clock Rise 10 — ns
tcS Capture setup to TCK Rise 10 — ns
tTMSh
TMS hold after TCK Clock Rise
10 — ns
tTdIh TDI Hold after Clock Rise 10 — ns
tch Capture hold after Clock Rise 10 — ns
tTdoV TCK LOW to TDO valid — 20 ns
tTdox TCK LOW to TDO invalid 0 — ns
Notes:
1. Both tcS and tch refer to the set-up and hold time requirements of latching data from the boundary scan register.
2. Test conditions are specified using the load in TAP AC test conditions. tr/tf = 1 ns.
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
28 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
DON'T CARE
UNDEFINED
TCK
TMS
TDI
TDO
tTHTL
tTLTH
tTHTH
tMVTH tTHMX
tDVTH tTHDX
1 2 3 4 5 6
tTLOX
tTLOV
TAP TIMING
20 pF
TDO
GND
50Ω
Vtrig
Z0 = 50Ω
TAP Output Load Equivalent
TAP AC TEST CONDITIONS (2.5V/3.3V)
Input pulse levels 0 to 2.5V/0 to 3.0V
Input rise and fall times 1ns
Input timing reference levels 1.25V/1.5V
Output reference levels 1.25V/1.5V
Test load termination supply voltage 1.25V/1.5V
Vtrig 1.25V/1.5V
Integrated Silicon Solution, Inc. — www.issi.com 29
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
209 BOUNDARY SCAN ORDER (256K X 72)
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
30 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
165 PBGA BOUNDARY SCAN ORDER (x 36)
Signal Bump Signal Bump Signal Bump Signal Bump
Bit # Name ID Bit # Name ID Bit # Name ID Bit # Name ID
1 MODE 1R 21 DQb 11G 41 NC 1A 61 DQd 1J
2 NC 6N 22 DQb 11F 42 CE2 6A 62 DQd 1K
3 NC 11P 23 DQb 11E 43 BWa 5B 63 DQd 1L
4 A 8P 24 DQb 11D 44 BWb 5A 64 DQd 1M
5 A 8R 25 DQb 10G 45 BWc 4A 65 DQd 2J
6 A 9R 26 DQb 10F 46 BWd 4B 66 DQd 2K
7 A 9P 27 DQb 10E 47 CE2 3B 67 DQd 2L
8 A 10P 28 DQb 10D 48 CE 3A 68 DQd 2M
9 A 10R 29 DQb 11C 49 A 2A 69 DQd 1N
10 A 11R 30 NC 11A 50 A 2B 70 A 3P
11 ZZ 11H 31 A 10A 51 NC 1B 71 A 3R
12 DQa 11N 32 A 10B 52 DQc 1C 72 A 4R
13 DQa 11M 33 A 9A 53 DQc 1D 73 A 4P
14 DQa 11L 34 A 9B 54 DQc 1E 74 A1 6P
15 DQa 11K 35 ADV 8A 55 DQc 1F 75 A0 6R
16 DQa 11J 36 OE 8B 56 DQc 1G
17 DQa 10M 37 CKE 7A 57 DQc 2D
18 DQa 10L 38 WE 7B 58 DQc 2E
19 DQa 10K 39 CLK 6B 59 DQc 2F
20 DQa 10J 40 NC 11B 60 DQc 2G
Integrated Silicon Solution, Inc. — www.issi.com 31
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
165 PBGA BOUNDARY SCAN ORDER (x 18)
Signal Bump Signal Bump Signal Bump Signal Bump
Bit # Name ID Bit # Name ID Bit # Name ID Bit # Name ID
1 MODE 1R 21 DQa 11G 41 NC 1A 61 DQb 1J
2 NC 6N 22 DQa 11F 42 CE2 6A 62 DQb 1K
3 NC 11P 23 DQa 11E 43 BWa 5B 63 DQb 1L
4 A 8P 24 DQa 11D 44 NC 5A 64 DQb 1M
5 A 8R 25 DQa 11C 45 BWb 4A 65 DQb 1N
6 A 9R 26 NC 10F 46 NC 4B 66 NC 2K
7 A 9P 27 NC 10E 47 CE2 3B 67 NC 2L
8 A 10P 28 NC 10D 48 CE 3A 68 NC 2M
9 A 10R 29 NC 10G 49 A 2A 69 NC 2J
10 A 11R 30 A 11A 50 A 2B 70 A 3P
11 ZZ 11H 31 A 10A 51 NC 1B 71 A 3R
12 NC 11N 32 A 10B 52 NC 1C 72 A 4R
13 NC 11M 33 A 9A 53 NC 1D 73 A 4P
14 NC 11L 34 A 9B 54 NC 1E 74 A1 6P
15 NC 11K 35 ADV 8A 55 NC 1F 75 A0 6R
16 NC 11J 36 OE 8B 56 NC 1G
17 DQa 10M 37 CKE 7A 57 DQb 2D
18 DQa 10L 38 WE 7B 58 DQb 2E
19 DQa 10K 39 CLK 6B 59 DQb 2F
20 DQa 10J 40 NC 11B 60 DQb 2G
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
32 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
ORDERING INFORMATION (3.3V core/2.5V- 3.3V I/O)
Commercial Range: 0°C to +70°C
Configuration Access Time Order Part Number Package
256Kx72
250 IS61NLP25672-250B1 209 PBGA
200 IS61NLP25672-200B1 209 PBGA
512Kx36
250 IS61NLP51236-250TQ 100 TQFP
IS61NLP51236-250B3 165 PBGA
200 IS61NLP51236-200TQ 100 TQFP
IS61NLP51236-200B3 165 PBGA
1Mx18
250 IS61NLP102418-250TQ 100 TQFP
IS61NLP102418-250B3 165 PBGA
200 IS61NLP102418-200TQ 100 TQFP
IS61NLP102418-200B3 165 PBGA
Industrial Range: -40°C to +85°C
Configuration Access Time Order Part Number Package
256Kx72
250 IS61NLP25672-250B1I 209 PBGA
200 IS61NLP25672-200B1I 209 PBGA
IS61NLP25672-200B1LI 209 PBGA, Lead-free
512Kx36
250 IS61NLP51236-250TQI 100 TQFP
IS61NLP51236-250TQLI 100 TQFP, Lead-free
IS61NLP51236-250B3I 165 PBGA
200 IS61NLP51236-200TQI 100 TQFP
IS61NLP51236-200TQLI 100 TQFP, Lead-free
IS61NLP51236-200B3I 165 PBGA
IS61NLP51236-200B3LI 165 PBGA, Lead-free
1Mx18
250 IS61NLP102418-250TQI 100 TQFP
IS61NLP102418-250B3I 165 PBGA
200 IS61NLP102418-200TQI 100 TQFP
IS61NLP102418-200TQLI 100 TQFP, Lead-free
IS61NLP102418-200B3I 165 PBGA
IS61NLP102418-200B3LI 165 PBGA, Lead-free
IS61NLP102418-200B2LI 119 PBGA, Lead-free
Integrated Silicon Solution, Inc. — www.issi.com 33
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
ORDERING INFORMATION (2.5V core/2.5V I/O)
Commercial Range: 0°C to +70°C
Configuration Access Time Order Part Number Package
256Kx72
250 IS61NVP25672-250B1 209 PBGA
200 IS61NVP25672-200B1 209 PBGA
512Kx36
250 IS61NVP51236-250TQ 100 TQFP
IS61NVP51236-250B3 165 PBGA
200 IS61NVP51236-200TQ 100 TQFP
IS61NVP51236-200B3 165 PBGA
1Mx18
250 IS61NVP102418-250TQ 100 TQFP
IS61NVP102418-250B3 165 PBGA
200 IS61NVP102418-200TQ 100 TQFP
IS61NVP102418-200B3 165 PBGA
Industrial Range: -40°C to +85°C
Configuration Access Time Order Part Number Package
256Kx72
250 IS61NVP25672-250B1I 209 PBGA
200 IS61NVP25672-200B1I 209 PBGA
512Kx36
250 IS61NVP51236-250TQI 100 TQFP
IS61NVP51236-250B3I 165 PBGA
200 IS61NVP51236-200TQI 100 TQFP
IS61NVP51236-200TQLI 100 TQFP, Lead-free
IS61NVP51236-200B3I 165 PBGA
1Mx18
250 IS61NVP102418-250TQI 100 TQFP
IS61NVP102418-250B3I 165 PBGA
200 IS61NVP102418-200TQI 100 TQFP
IS61NVP102418-200TQLI 100 TQFP, Lead-free
IS61NVP102418-200B3I 165 PBGA
IS61NVP102418-200B2LI 119 PBGA, Lead-free
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
34 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
Integrated Silicon Solution, Inc. — www.issi.com 35
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
1. CONTROLLING DIMENSION : MM .
NOTE :
Package Outline 08/28/2008
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
36 Integrated Silicon Solution, Inc. — www.issi.com
Rev. N
06/13/2011
1. Controlling dimension : mm
NOTE :
Package Outline 12/10/2007
Integrated Silicon Solution, Inc. — www.issi.com 37
Rev. N
06/13/2011
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
1. CONTROLLING DIMENSION : MM .
NOTE :
2. Reference document : JEDEC MS-028
10/02/2008
Package Outline
