LM5112 LM5112 Tiny 7A MOSFET Gate Driver Literature Number: SNVS234B LM5112 Tiny 7A MOSFET Gate Driver General Description Features The LM5112 MOSFET gate driver provides high peak gate drive current in the tiny LLP-6 package (SOT23 equivalent footprint) or an 8-Lead exposed-pad MSOP package, with improved power dissipation required for high frequency operation. The compound output driver stage includes MOS and bipolar transistors operating in parallel that together sink more than 7A peak from capacitive loads. Combining the unique characteristics of MOS and bipolar devices reduces drive current variation with voltage and temperature. Undervoltage lockout protection is provided to prevent damage to the MOSFET due to insufficient gate turn-on voltage. The LM5112 provides both inverting and non-inverting inputs to satisfy requirements for inverting and non-inverting gate drive with a single device type. n Compound CMOS and bipolar outputs reduce output current variation n 7A sink/3A source current n Fast propagation times (25 ns typical) n Fast rise and fall times (14 ns/12 ns rise/fall with 2 nF load) n Inverting and non-inverting inputs provide either configuration with a single device n Supply rail under-voltage lockout protection n Dedicated input ground (IN_REF) for split supply or single supply operation n Power Enhanced 6-pin LLP package (3.0mm x 3.0mm) or thermally enhanced MSOP8-EP package n Output swings from VCC to VEE which can be negative relative to input ground Block Diagram 20066801 Block Diagram of LM5112 (c) 2006 National Semiconductor Corporation DS200668 www.national.com LM5112 Tiny 7A MOSFET Gate Driver April 2006 LM5112 Pin Configurations 20066817 MSOP8-EP 20066802 LLP-6 Ordering Information Package Type NSC Package Drawing LM5112MY Exposed DAP MSOP8-EP MUY08A 1000 shipped in Tape & Reel LM5112MYX Order Number Supplied As Exposed DAP MSOP8-EP MUY08A 3500 shipped in Tape & Reel LM5112SD LLP-6 SDE06A 1000 shipped in Tape & Reel LM5112SDX LLP-6 SDE06A 4500 shipped in Tape & Reel Pin Descriptions Pin Name Description Application Information LLP-6 MSOP-8 1 4 IN Non-inverting input pin TTL compatible thresholds. Pull up to VCC when not used. 2 3 VEE Power ground for driver outputs Connect to either power ground or a negative gate drive supply for positive or negative voltage swing. 3 6 VCC Positive Supply voltage input Locally decouple to VEE. The decoupling capacitor should be located close to the chip. 4 7 OUT Gate drive output Capable of sourcing 3A and sinking 7A. Voltage swing of this output is from VEE to VCC. 5 1 IN_REF Ground reference for control inputs Connect to power ground (VEE) for standard positive only output voltage swing. Connect to system logic ground when VEE is connected to a negative gate drive supply. 6 2 INB Inverting input pin TTL compatible thresholds. Connect to IN_REF when not used. --- 5, 8 N/C Not internally connected --- --- Exposed Pad Exposed Pad, underside of package www.national.com 2 Internally bonded to the die substrate. Connect to VEE ground pin for low thermal impedance. IN_REF to VEE If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Storage Temperature Range VCC to VEE -0.3V to 15V ESD Rating VCC to IN_REF -0.3V to 15V IN/INB to IN_REF -0.3V to 15V Electrical Characteristics -0.3V to 5V -55C to +150C Maximum Junction Temperature +150C Operating Junction Temperature -40C+125C 2kV TJ = -40C to +125C, VCC = 12V, INB = IN_REF = VEE = 0V, No Load on out- put, unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS 14 V 3.0 3.5 V SUPPLY VCC VCC Operating Range UVLO VCC Under-voltage Lockout (rising) VCC - IN_REF VCCH VCC Under-voltage Hysteresis 230 ICC VCC Supply Current 1.0 VCC - IN_REF and VCC - VEE 3.5 2.4 mV 2.0 mA CONTROL INPUTS VIH Logic High VIL Logic Low 0.8 V VthH High Threshold 1.3 1.75 2.3 V VthL Low Threshold 0.8 1.35 2.0 HYS Input Hysteresis IIL Input Current Low IN = INB = 0V -1 0.1 1 A IIH Input Current High IN = INB = VCC -1 0.1 1 A 2.3 V 400 V mV OUTPUT DRIVER ROH Output Resistance High IOUT = -10mA (Note 2) 30 50 ROL Output Resistance Low IOUT = 10mA (Note 2) 1.4 2.5 ISOURCE Peak Source Current OUT = VCC/2, 200ns pulsed current 3 A ISINK Peak Sink Current OUT = VCC/2, 200ns pulsed current 7 A SWITCHING CHARACTERISTICS td1 Propagation Delay Time Low to High, IN/ INB rising ( IN to OUT) CLOAD = 2 nF, see Figure 1 25 40 ns td2 Propagation Delay Time High to Low, IN / INB falling (IN to OUT) CLOAD = 2 nF, see Figure 1 25 40 ns tr Rise time CLOAD = 2 nF , see Figure 1 14 ns tf Fall time CLOAD = 2 nF , see Figure 1 12 ns TJ = 150C 500 mA LATCHUP PROTECTION AEC -Q100, METHOD 004 THERMAL RESISTANCE JA Junction to Ambient, 0 LFPM Air Flow LLP-6 Package MSOP8-EP Package 40 60 C/W JC Junction to Case LLP-6 Package MSOP8-EP Package 7.5 4.7 C/W Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics. Note 2: The output resistance specification applies to the MOS device only. The total output current capability is the sum of the MOS and Bipolar devices. 3 www.national.com LM5112 Absolute Maximum Ratings (Note 1) LM5112 Timing Waveforms 20066805 20066804 (b) (a) FIGURE 1. (a) Inverting, (b) Non-Inverting www.national.com 4 LM5112 Typical Performance Characteristics Supply Current vs Frequency Supply Current vs Capacitive Load 20066808 20066807 Rise and Fall Time vs Supply Voltage Rise and Fall Time vs Temperature 20066809 20066810 Rise and Fall Time vs Capacitive Load Delay Time vs Supply Voltage 20066811 20066812 5 www.national.com LM5112 Typical Performance Characteristics (Continued) Delay Time vs Temperature RDSON vs Supply Voltage 20066813 20066814 UVLO Thresholds and Hysteresis vs Temperature Peak Current vs Supply Voltage 20066816 20066815 www.national.com 6 LM5112 Simplified Application Block Diagram 20066803 FIGURE 2. Simplified Application Block Diagram vide the option of single supply or split supply configurations. When driving the MOSFET gates from a single positive supply, the IN_REF and VEE pins are both connected to the power ground. The isolated input and output stage grounds provide the capability to drive the MOSFET to a negative VGS voltage for a more robust and reliable off state. In split supply configuration, the IN_REF pin is connected to the ground of the controller which drives the LM5112 inputs. The VEE pin is connected to a negative bias supply that can range from the IN_REF potential to as low as 14 V below the Vcc gate drive supply. For reliable operation, the maximum voltage difference between VCC and IN_REF or between VCC and VEE is 14V. The minimum recommended operating voltage between Vcc and IN_REF is 3.5V. An Under Voltage Lock Out (UVLO) circuit is included in the LM5112 which senses the voltage difference between VCC and the input ground pin, IN_REF. When the VCC to IN_REF voltage difference falls below 2.8V the driver is disabled and the output pin is held in the low state. The UVLO hysteresis prevents chattering during Detailed Operating Description The LM5112 is a high speed , high peak current (7A) single channel MOSFET driver. The high peak output current of the LM5112 will switch power MOSFET's on and off with short rise and fall times, thereby reducing switching losses considerably. The LM5112 includes both inverting and noninverting inputs that give the user flexibility to drive the MOSFET with either active low or active high logic signals. The driver output stage consists of a compound structure with MOS and bipolar transistor operating in parallel to optimize current capability over a wide output voltage and operating temperature range. The bipolar device provides high peak current at the critical Miller plateau region of the MOSFET VGS , while the MOS device provides rail-to-rail output swing. The totem pole output drives the MOSFET gate between the gate drive supply voltage VCC and the power ground potential at the VEE pin. The control inputs of the driver are high impedance CMOS buffers with TTL compatible threshold voltages. The negative supply of the input buffer is connected to the input ground pin IN_REF. An internal level shifting circuit connects the logic input buffers to the totem pole output drivers. The level shift circuit and separate input/output ground pins pro7 www.national.com LM5112 Detailed Operating Description (Continued) brown-out conditions; the driver will resume normal operation when the VCC to IN_REF differential voltage exceeds 3.0V. Layout Considerations Attention must be given to board layout when using LM5112. Some important considerations include: 1. A Low ESR/ESL capacitor must be connected close to the IC and between the VCC and VEE pins to support high peak currents being drawn from VCC during turn-on of the MOSFET. 2. Proper grounding is crucial. The driver needs a very low impedance path for current return to ground avoiding inductive loops. Two paths for returning current to ground are a) between LM5112 IN_REF pin and the ground of the circuit that controls the driver inputs and b) between LM5112 VEE pin and the source of the power MOSFET being driven. Both paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance. These ground paths should be distinctly separate to avoid coupling between the high current output paths and the logic signals that drive the LM5112. With rise and fall times in the range of 10 to 30nsec, care is required to minimize the lengths of current carrying conductors to reduce their inductance and EMI from the high di/dt transients generated when driving large capacitive loads. 3. 20066806 FIGURE 3. The schematic above shows a conceptual diagram of the LM5112 output and MOSFET load. Q1 and Q2 are the switches within the gate driver. Rg is the gate resistance of the external MOSFET, and Cin is the equivalent gate capacitance of the MOSFET. The equivalent gate capacitance is a difficult parameter to measure as it is the combination of Cgs (gate to source capacitance) and Cgd (gate to drain capacitance). The Cgd is not a constant and varies with the drain voltage. The better way of quantifying gate capacitance is the gate charge Qg in coloumbs. Qg combines the charge required by Cgs and Cgd for a given gate drive voltage Vgate. The gate resistance Rg is usually very small and losses in it can be neglected. The total power dissipated in the MOSFET driver due to gate charge is approximated by: PDRIVER = VGATE x QG x FSW Where FSW = switching frequency of the MOSFET. If either channel is not being used, the respective input pin (IN or INB) should be connected to either VEE or VCC to avoid spurious output signals. Thermal Performance For example, consider the MOSFET MTD6N15 whose gate charge specified as 30 nC for VGATE = 12V. Therefore, the power dissipation in the driver due to charging and discharging of MOSFET gate capacitances at switching frequency of 300 kHz and VGATE of 12V is equal to PDRIVER = 12V x 30 nC x 300 kHz = 0.108W. In addition to the above gate charge power dissipation, transient power is dissipated in the driver during output transitions. When either output of the LM5112 changes state, current will flow from VCC to VEE for a very brief interval of time through the output totem-pole N and P channel MOSFETs. The final component of power dissipation in the driver is the power associated with the quiescent bias current consumed by the driver input stage and Under-voltage lockout sections. Characterization of the LM5112 provides accurate estimates of the transient and quiescent power dissipation components. At 300 kHz switching frequency and 30 nC load used in the example, the transient power will be 8 mW. The 1 mA nominal quiescent current and 12V VGATE supply produce a 12 mW typical quiescent power. Therefore the total power dissipation PD = 0.118 + 0.008 + 0.012 = 0.138W. We know that the junction temperature is given by TJ = PD x JA + TA Or the rise in temperature is given by TRISE = TJ - TA = PD x JA INTRODUCTION The primary goal of the thermal management is to maintain the integrated circuit (IC) junction temperature (Tj) below a specified limit to ensure reliable long term operation. The maximum TJ of IC components should be estimated in worst case operating conditions. The junction temperature can be calculated based on the power dissipated on the IC and the junction to ambient thermal resistance JA for the IC package in the application board and environment. The JA is not a given constant for the package and depends on the PCB design and the operating environment. DRIVE POWER REQUIREMENT CALCULATIONS IN LM5112 LM5112 is a single low side MOSFET driver capable of sourcing / sinking 3A / 7A peak currents for short intervals to drive a MOSFET without exceeding package power dissipation limits. High peak currents are required to switch the MOSFET gate very quickly for operation at high frequencies. www.national.com 8 surroundings, JA as low as 40C / Watt is achievable with the package. The resulting Trise for the driver example above is thereby reduced to just 5.5 degrees. Therefore TRISE is equal to TRISE = 0.138 x 40 = 5.5C (Continued) For LLP-6 package, the integrated circuit die is attached to leadframe die pad which is soldered directly to the printed circuit board. This substantially decreases the junction to ambient thermal resistance (JA). By providing suitable means of heat dispersion from the IC to the ambient through exposed copper pad, which can readily dissipate heat to the For MSOP8-EP JA is typically 60C/W. 9 www.national.com LM5112 Thermal Performance LM5112 Physical Dimensions inches (millimeters) unless otherwise noted 6-Lead LLP Package NS Package Number SDE06A 8-Lead eMSOP-8 Package NS Package Number MUY08A www.national.com 10 LM5112 Tiny 7A MOSFET Gate Driver Notes National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. For the most current product information visit us at www.national.com. LIFE SUPPORT POLICY NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. BANNED SUBSTANCE COMPLIANCE National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ``Banned Substances'' as defined in CSP-9-111S2. Leadfree products are RoHS compliant. National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Francais Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP(R) Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2011, Texas Instruments Incorporated