AM29040-33GC - Advanced Micro Devices

Publication# 18459 Rev. BAmendment /0

Issue Date: June 1995 WWW: 6/7/95

This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended

to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

Am29040

High-Performance RISC Microprocessor

with Instruction and Data Caches

Advanced

Micro

Devices

PRELIMINARY



DISTINCTIVE CHARACTERISTICS

Full 32-bit architecture

66.8 VAX MIPS sustained at 50 MHz

4-Kbyte, two-way set-associative data cache

8-Kbyte, two-way set-associative instruction

cache

Two cycle 32-bit multiplier for fast integer

math; three-cycle Multiply Accumulate (MAC)

function

32-entry on-chip Memory Management Unit

with dual Translation Look-Aside Buffers

Multiprocessor support

Instruction/data parity on external bus with

MMU control of parity checking on page basis

Data cache control on page basis

MMU-programmable 16- or 32-bit data bus

width on page basis

Streamlined system interface for simplified,

high-frequency operation

33-, 40-, and 50-MHz CPU operating frequencies

Scalable Clocking feature with

optional clock doubling

Digital delay-locked loop (DLL) feature for

accurate clocking control

3.3-V operation with 5-V-tolerant I/O

Low-power Snooze and Sleep modes

Fully static

8-, 16-, or 32-bit ROM interface

Burst-mode and page-mode access support

Pin and bus compatibility with Am29030 and

Am29035 microprocessors

Binary compatibility with all 29K Family

microprocessors and microcontrollers

CMOS technology/TTL-compatible

192 general-purpose registers

Fully pipelined

Three-address instruction architecture

4-Gbyte virtual address space with demand

paging

On-chip timer facility

Hardware instruction and data breakpoints for

advanced debugging support

Traceable Cache instruction and data cache

tracing feature

IEEE Std 1149.1-1990 (JTAG) compliant

Standard Test Access Port and Boundary Scan

Architecture implementation

Am29040 MICROPROCESSOR BLOCK DIAGRAM

Am29000 CPU

32 x 32 Multiplier

MMU

Addr Inst Data

Addr Inst/Data

8-Kbyte

Instruction Cache

(2x1Kx32) bits

4-Kbyte

Data Cache

(2x512x32) bits

AMD P R E L I M I N A R Y

2 Am29040 Microprocessor

TABLE OF CONTENTS

DISTINCTIVE CHARACTERISTICS 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

BLOCK DIAGRAM 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

GENERAL DESCRIPTION 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CUSTOMER SERVICE 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ORDERING INFORMATION 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

RELATED AMD PRODUCTS 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

29K FAMILY DEVELOPMENT SUPPORT PRODUCTS 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

THIRD-PAR TY DEVELOPMENT SUPPOR T PRODUCTS 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

KEY FEATURES AND BENEFITS 6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PERFORMANCE OVERVIEW 9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CONNECTION DIAGRAMS 11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

145-LEAD PGA 11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PGA Pin Designations by Pin Number 12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PGA Pin Designations by Pin Name 13. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

144-LEAD PQFP 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PQFP Pin Designations by Pin Number 15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PQFP Pin Designations by Pin Name 16. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

LOGIC SYMBOL 17. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PIN DESCRIPTIONS 18. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ABSOLUTE MAXIMUM RATINGS 21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

OPERATING RANGES 21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE 21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CAPACITANCE 21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE 22. . . . . . . . . . . . . . . . . . . . . . . . .

SWITCHING WAVEFORMS 23. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SWITCHING TEST CIRCUIT 24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

THERMAL CHARACTERISTICS 25. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PHYSICAL DIMENSIONS 28. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CGM 145 PIN GRID ARRAY 28. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PDR 144 PLASTIC QUAD FLAT PACK 30. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

GENERAL DESCRIPTION

The Am29040 RISC microprocessor is a high-perfor-

mance, general-purpose 32-bit microprocessor imple-

mented in CMOS technology. Designed to extend the

price/performance of the 29K Family, the Am29040 mi-

croprocessor provides an easy upgrade path for

Am29035 and Am29030 microprocessor-based prod-

ucts that require enhanced integer performance. The on-

chip data and instruction caches, hardware multiplier,

enhanced MMU, and speed upgrades of the Am29040

microprocessor provide the embedded systems design-

er with increasing levels of performance and software

compatibility throughout a range of products.

The Am29040 microprocessor was designed to meet the

common requirements of network and color printer ap-

plications and other embedded applications such as

RAID disk controllers, local area network (LAN) intelli-

gent hubs, multimedia controllers, and interactive TV.

High-speed telecommunications and networking ap-

plications such as central office switches, low-end PBXs,

and wireless LANs will benefit from the data parity, high

throughput, the enhanced MMU, and the high-speed fea-

tures of the Am29040 microprocessor.

High-performance integer applications, especially

those that share the bus with other intelligent peripher-

als, are strong candidates for Am29040 microproces-

sor-based designs. Coupled with hardware and

software development tools from AMD and the AMD

Fusion29K partners, the Am29040 microprocessor

provides the embedded systems designer with the cost

and performance edge required in today’s market-

place. For a complete description of the technical fea-

tures, programming interface, and instruction set,

please refer to the

Am29040 Microprocessor User’s

Manual

(order #18458).

The Am29040 microprocessor is available in a

145-lead pin grid array (PGA) package and a 144-pin

plastic quad flat pack (PQFP) package. The PGA pack-

age has 117 signal pins, 26 power and ground pins, 1

alignment/ground pin, and 1 reserved pin. The PQFP

package has 117 signal pins, 26 power and ground

pins, and 1 reserved pin.

CUSTOMER SERVICE

AMD’s customer service network includes U.S. of fices,

international offices, and a customer training center . Ex-

pert technical assistance is available from AMD’s world-

wide staff of field application engineers and factory

support staff.

Hotline, E-mail, and Bulletin Board Support

For answers to technical questions, AMD provides a toll-

free number for direct access to our engineering support

staff. For overseas customers, the easiest way to reach

the engineering support staff with your questions is via

fax with a short description of your question. AMD 29K

Family customers also receive technical support

through electronic mail. This worldwide service is avail-

able to 29K Family product users via the international In-

ternet e-mail service. Also available is the AMD bulletin

board service, which provides the latest 29K Family

product information, including technical information and

data on upcoming product releases.

Engineering Support Staff

(800) 292-9263, ext. 2 toll-free for U.S.

0031-11-1163 toll-free for Japan

(512) 602-4118 direct dial worldwide

44-(0)256-811101 U.K. and Europe hotline

(512) 602-5031 fax

epd.support@amd.com e-mail

Bulletin Board

(800) 292-9263, ext. 1 toll-free for U.S.

(512) 602-7604 direct dial worldwide

Documentation and Literature

A simple phone call gets you free 29K Family informa -

tion, such as data books, user’s manuals, data sheets,

application notes, the Fusion29K Partner Solutions

Catalog and Newsletter, and other literature. Interna-

tionally, contact your local AMD sales office for com-

plete 29K Family literature.

Literature Request

(800) 292-9263, ext. 3 toll-free for U.S.

(512) 602-5651 direct dial worldwide

(512) 602-7639 fax for U.S.

(800) 222-9323, option 1 AMD Facts-On-Demand

fax information service

toll-free for U.S.

AMD P R E L I M I N A R Y

4Am29040 Microprocessor

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is

formed by a combination of the elements below.

AM29040 –40 C

TEMPERATURE RANGE

C = Commercial (TC=0°C to +85°C)

PACKAGE TYPE

G = 145-lead Pin Grid Array without Heat Sink (CGM145)

K = 144-lead PQFP (PDR144)

SPEED OPTION

DEVICE NUMBER/DESCRIPTION

Am29040 RISC Microprocessor with 8 Kbyte of Instruction Cache and 4 Kbyte of Data Cache

Valid Combinations

Valid Combinations list configurations

planned to be supported in volume for

this device. Consult the local AMD sales

office to confirm availability of specific

valid combinations and to check on

newly released combinations.

AM29040–40 KC\W

AM29040–33 GC

–33 = 33 MHz

–40 = 40 MHz

–50 = 50 MHz

Blank = For PGA package only

\W = For PQFP package only: trimmed/formed leads

PQFP LEAD FORMING

AM29040–33

AM29040–40

AM29040–50

Valid Combinations

AM29040–50

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

RELATED AMD PRODUCTS

29K Family Devices

Product Description

Am2900032-bit RISC microprocessor

Am29005Low-cost 32-bit RISC microprocessor with no MMU and no branch target cache

Am2903032-bit RISC microprocessor with 8-Kbyte instruction cache

Am2903532-bit RISC microprocessor with 4-Kbyte instruction cache

Am2905032-bit RISC microprocessor with on-chip floating point

Am2920032-bit RISC microcontroller

Am29202Low-cost 32-bit RISC microcontroller with IEEE-1284-compliant parallel interface

Am29205Low-cost 32-bit RISC microcontroller

Am2924032-bit RISC microcontroller with 4-Kbyte instruction cache and 2-Kbyte data cache

Am29245Low-cost 32-bit RISC microcontroller with 4-Kbyte instruction cache

Am2924332-bit data RISC microcontroller with instruction and data caches and DRAM parity

29K FAMILY DEVELOPMENT SUPPORT PRODUCTS

Contact your local AMD representative for information

on the complete set of development support tools. The

following software and hardware development products

are available on several hosts:

Optimizing compilers for common high-level

languages

Assembler and utility packages

Source- and assembly-level software debuggers

Target-resident development monitors

Simulators

Demonstration and evaluation boards

THIRD-PARTY DEVELOPMENT SUPPORT PRODUCTS

The Fusion29K Program of Partnerships for Application

Solutions provides the user with a vast array of products

designed to meet critical time-to-market needs. Prod-

ucts and solutions available from the AMD Fusion29K

Partners include

Silicon products

Emulators

Hardware and software debuggers

Modeling/simulation tools

Software development tools

Real-time operating systems (RTOS)

Application-specific hardware and software

Board-level products

Manufacturing and prototyping support

Custom support

Training

AMD P R E L I M I N A R Y

6Am29040 Microprocessor

KEY FEATURES AND BENEFITS

The Am29040 microprocessor extends the family of

two-bus RISC processors based on AMD’s 29K archi-

tecture, providing powerful performance upgrades to

the Am29030 and Am29035 microprocessors. The

product designer can choose from among several differ-

ent design strategies to gain significant cost and perfor-

mance improvements.

Upgrading to maximal performance—For exam-

ple, the clock-doubling feature on a 50-MHz

Am29040 microprocessor can be configured to de-

liver up to twice the performance of a 25-MHz

Am29030 microprocessor at a small increase in sys-

tem cost, keeping the external bus speed and

memory system the same.

Upgrading to minimize system cost—For exam-

ple, the clock-doubling feature on a 40-MHz

Am29040 microprocessor can be combined with a

reduction in external bus speed to deliver up to 77%

more performance than a 25-MHz Am29030 micro-

processor, at similar or less system cost (by reducing

the cost of the memory system).

Specific performance enhancements include an on-chip

data cache, a two-cycle hardware multiplier, an en-

hanced MMU, speed upgrades, and multiprocessing

features. General system enhancements include on-

chip support for parity generation and checking, low-

power Snooze and Sleep modes, and expanded

clocking control. Debug and test enhancements include

hardware instruction and data breakpoints, as well as

instruction and data cache tracing.

On-Chip Caches

The Am29040 microprocessor incorporates an 8-Kbyte,

two-way set-associative instruction cache that supplies

most processor instructions without wait states at the in-

ternal processor frequency. For best performance, the

instruction cache supports critical-word-first reloading

with fetch-through, so that the processor receives the

required instruction and the pipeline restarts with mini-

mum delay. The instruction cache has a valid bit per

word to minimize reload overhead and pipeline stalls. All

instruction cache array elements are visible to software

for testing and preload.

The Am29040 microprocessor also incorporates a

4-Kbyte, two-way set-associative data cache. Cache-

able and noncacheable regions are specified by the

MMU. The data cache is physically addressed and oper-

ates in the write-back stage of the processor pipeline, so

that loaded data is available to the second instruction

following the load without causing a pipeline stall.

The data cache uses a copy-back policy with no-write al-

location. This reduces the amount of time the processor

waits on data that is not in the cache. As an option, re-

gions of memory can use a write-through policy , as con-

trolled by the MMU. A cache consistency protocol

facilitates the implementation of multiprocessing sys-

tems and of input/output or DMA to cacheable memory .

Byte, half-word, and word reads and writes are sup-

ported. All data cache array elements are visible to soft-

ware for testing and preload.

Two-Cycle Multiplier

The Am29040 microprocessor incorporates a full com-

binatorial multiplier that accepts two 32-bit input oper -

ands and produces a 32-bit result in two cycles.

High-performance multiplication benefits imaging, sig-

nal processing, and state modeling applications.

Scalable Clocking Technology with

Expanded Clocking Control

The Am29040 microprocessor offers expanded clock-

ing control features that aid in the design of low-cost,

high-frequency designs. These features include a full or

double-speed clocking option and a highly precise clock

control mechanism.

Clock doubling allows the processor to run at twice the

frequency of the external bus. For example, the inter-

face can operate at 25 MHz, while the processor oper-

ates at 50 MHz. This feature allows the use of slower,

lower-cost memory without significant degradation of

processor performance. A 40-MHz processor could be

combined with a 20-MHz memory system with only a

slight loss in performance relative to a full-speed bus.

Another advantage is that system performance can be

upgraded by simply replacing the processor with a high-

er-speed processor. For example, a processor can be re-

placed with a faster processor while utilizing the existing

memory system, running at half-speed if necessary.

The Am29040 microprocessor uses an extremely pre-

cise digital version of a phase-locked loop to control fre-

quency multiplication and phase generation for the input

clock. This allows the processor to use oscillators with

duty cycles of 30/70 to 70/30. Relaxed timing specifica-

tions reduce the cost and complexity of the external sys-

tem design.

High-frequency operation is further simplified through

the use of a hardwired wait state, which is enforced dur-

ing the initial cycle of all simple data accesses and the

initial cycle of a burst-mode access. The main benefit of

this approach is that the address and data pins are

not required to change state during the same cycle.

This reduces electrical noise and provides great

benefits for high-frequency designs.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

Parity

The Am29040 microprocessor provides byte parity

checking and generation on the instruction/data bus.

When parity is supplied by the system, the processor

checks for valid parity during the cycle after the data is

received, and parity is checked only for those bytes ac-

tually involved in the transfer. The Am29040 micropro-

cessor allows parity errors on instruction and data

accesses to be differentiated from one another.

Enhanced Memory Management Unit

The Am29040 microprocessor provides an enhanced

memory-management unit (MMU) for translating virtual

addresses into physical addresses. The page size for

translation ranges from 1 Kbyte to 16 Mbyte in powers of

four. The Am29040 microprocessor has dual 16-entry

TLBs, each capable of mapping pages of different size.

In addition to the traditional functions, the Am29040 mi-

croprocessor’s MMU includes several features that en-

hance the performance of the entire system.

Parity Checking—The MMU allows the designer to

define which parts of memory are checked for parity .

Data Cacheability by Page—Though the data

cache uses a copy-back policy for most blocks, indi-

vidual virtual pages can be marked as write-through

by the MMU. The MMU also allows pages to be

marked as noncacheable, so that all accesses to the

page are performed on the external bus.

Programmable Bus Sizing—Using the MMU, the

Am29040 processor’s instruction/data bus can be

dynamically programmed to be either 16 or 32 bits

wide for data transfers. This enables the Am29040

microprocessor to write either 16-bit or 32-bit devices.

The processor automatically performs multiple

16-bit writes when writing more than 16 bits to a

16-bit external device.

This unique feature provides a flexible interface to

low-cost memory, as well as a convenient, flexible

upgrade path. For example, a system can start with a

16-bit memory design and can subsequently im-

prove performance by migrating to a 32-bit memory

design. Of particular advantage is the ability to add

memory in half-megabyte increments. This provides

significant cost savings for applications that do not

require larger memory upgrades.

Low-Power Snooze and Sleep Modes

Within the wait mode, the Am29040 microprocessor of-

fers two special standby modes for low power dissipa-

tion: Snooze mode and Sleep mode. The Snooze mode

has slightly higher power dissipation than Sleep mode,

but is invoked automatically without external hardware,

whereas Sleep mode requires external hardware to

gate off clocks.

Because the processor’s internal clocks are disabled,

the power dissipated in Snooze mode is only that

associated with internal leakage, trap and interrupt syn-

chronization, and on-chip clock generation. Minimum

power dissipation is achieved in Sleep mode by holding

the input clock High or Low. In this case, the power dissi-

pated is only that associated with internal leakage. Both

Snooze and Sleep modes can be used by product de-

signers interested in gaining the U.S. Environmental

Protection Agency’s “Energy Star” certification.

Narrow Read Interface

The Am29040 microprocessor can be connected to 8-,

16-, or 32-bit memories. If the data size accessed is larg-

er than that supported by memory, the processor auto-

matically generates the necessary sequencing to

perform multiple reads.

This ability to perform narrow reads is particularly useful

for a ROM interface. Using narrow reads, the processor

can execute a bootstrap program from a small boot

ROM to download the application program into RAM.

This not only allows the use of low-cost ROMs, it also

conserves board space and allows easy revision of ap-

plication code.

Streamlined System Interface

The Am29040 microprocessor employs a streamlined,

two-bus external interface, which comprises an ad-

dress bus and an instruction/data bus. The large on-

chip instruction and data caches of the Am29040

microprocessor satisfy the instruction and data band-

width requirements. This allows the use of lower-per-

formance and lower-cost memory, provides a

reduction in the memory-system parts count, and re-

duces the board area required for the memory system.

In addition, the simplified design requirements reduce

development costs.

Pin, Bus, and Binary Compatibility

Compatibility within a processor family is critical for

achieving a rational, easy upgrade path. The Am29040

microprocessor provides compatibility on several lev-

els. The processors are pin, bus, and binary compatible

with the Am29030 and Am29035 processors. Pin and

bus compatibility ensures a convenient upgrade path,

without hardware or software redesign, for embedded

applications. In addition, the processors are binary com-

patible with the existing members of the 29K family (the

Am29000, Am29005, and Am29050 microprocessors,

and the Am29200, Am29202, Am29205, Am29240,

Am29243, and Am29245 microcontrollers).

AMD P R E L I M I N A R Y

8Am29040 Microprocessor

Wide Range of Price/Performance Points

To reduce design costs and time-to-market, one basic

system design can be used as the foundation for an en-

tire product line. Using AMD’s two-bus processors, the

Am29030, Am29035, and Am29040 microprocessors,

numerous implementations of a product at various

price/performance levels can be derived with minimum

time, effort, and cost.

The Am29040 microprocessor allows the product de-

signer to significantly expand the performance range of

a product line through its on-chip caches, extended

MMU, hardware multiplier, and speed upgrades. Pro-

cessors can be upgraded without hardware and soft-

ware redesign and combined with high-performance or

mid-performance memory. The narrow read interface

accommodates numerous ROM configurations. In addi-

tion, programmable bus sizing allows Am29040 micro-

processor-based systems to support memory upgrades

in half-megabyte increments. This provides significant

cost savings for applications that do not require larger

memory upgrades.

Complete Development and Support

Environment

A complete development and support environment is vi-

tal for reducing a product’s time-to-market. Advanced

Micro Devices has created a standard development en-

vironment for the 29K Family of processors. In addition,

the Fusion29K program’s third-party support organiza-

tion provides the most comprehensive customer/part-

ner program in the embedded processor market.

Advanced Micro Devices offers a complete set of hard-

ware and software tools for design, integration, debug-

ging, and benchmarking. These tools, which are

available now for the 29K Family, include the following:

Software development kit, including the High C29K

optimizing C compiler with assembler, linker, ANSI li-

brary functions, 29K Family architectural simulator,

and MiniMON29K debug monitor

XRAY29K source-level debugger

A complete family of demonstration and develop-

ment boards

In addition, Advanced Micro Devices has developed a

standard host interface (HIF) specification for operating

system services, the Universal Debug Interface (UDI)

for seamless connection of debuggers to ICEs and tar-

get hardware, and extensions for the UNIX common ob-

ject file format (COFF).

This support is augmented by an engineering hotline, an

on-line bulletin board, and field application engineers.

Debugging and Testing

The Am29040 microprocessor provides debugging

and testing features at both the software and hard-

ware levels.

Software debugging is facilitated by the instruction

trace facility and instruction breakpoints. Instruction

tracing is accomplished by forcing the processor to trap

after each instruction has been executed. Instruction

breakpoints are implemented by the HALT instruction

or by a software trap.

The Am29040 microprocessor provides two hardware

instruction breakpoints and one hardware data break-

point that can suspend execution of the current pro-

gram on a specified instruction or data access.

Suspension either forces a trace trap or forces a halt if

the system is under emulator control.

The processor provides several additional features to

assist system debugging and testing.

Test/Development Interface—This interface is

composed of a group of pins that indicate the state

of the processor and control the operation of the

processor.

Traceable Cache Feature—This feature permits a

hardware-development system to track accesses

to the on-chip caches, permitting a high level of visi-

bility into processor operation.

IEEE Std 1149.1-1990 (JTAG) Compliant Stan-

dard Test Access Port and Boundary-Scan Ar-

chitecture—This feature provides a scan interface

for testing processor and system hardware in a pro-

duction environment. It contains extensions that al-

low a hardware-development system to control and

observe the processor without interposing hard-

ware between the processor and system.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

PERFORMANCE OVERVIEW

The Am29040 microprocessor provides a significant

margin of performance over other processors in its

class, since the majority of processor features were de-

fined for the maximum achievable performance at a rea-

sonable cost. This section describes the features of the

Am29040 microprocessor from the point of view of sys-

tem performance.

Instruction Timing

The Am29040 microprocessor uses an arithmetic/logic

unit, a field shift unit, and a prioritizer to execute most

instructions. Each of these is organized to operate on

32-bit operands and provide a 32-bit result.

The performance degradation of load and store opera-

tions is minimized in the Am29040 microprocessor by

overlapping them with instruction execution, by taking

advantage of pipelining, by using the on-chip data

cache, and by organizing the flow of external data into

the processor so that the impact of external accesses is

minimized.

Pipelining

Instruction operations are overlapped with instruction

fetch, instruction decode, operand fetch, and result

write-back to the register file. Pipeline forwarding logic

detects pipeline dependencies and routes data as re-

quired, avoiding delays that might arise from these

dependencies.

Pipeline interlocks are implemented by processor hard-

ware. Except for a few special cases, it is not necessary

to rearrange programs to avoid pipeline dependencies,

although this is sometimes desirable for performance.

On-Chip Instruction and Data Caches

On-chip instruction and data caches satisfy most proces-

sor fetches without wait states, even when the processor

operates at twice the system frequency. The caches are

pipelined for best performance. The reload policies mini-

mize the amount of time spent waiting for reload while op-

timizing the benefit of locality of reference.

Burst-Mode and Page-Mode Memories

The Am29040 microprocessor directly supports burst-

mode memories. The burst-mode memory supplies

instructions at the maximum bandwidth, without the

complexity of an external cache or the performance

degradation due to cache misses.

The processor can also use the page-mode capability of

common DRAMs to improve the access time in cases

where page-mode accesses can be used. This is partic-

ularly useful in very low-cost systems with 16-bit-wide

DRAMs, where the DRAM must be accessed twice for

each 32-bit operand.

Instruction Set Overview

All 29K Family members employ a three-address

instruction set architecture. The compiler or assembly-

language programmer is given complete freedom to al-

locate register usage. There are 192 general-purpose

registers, allowing the retention of intermediate calcula-

tions and avoiding needless data destruction. Instruc-

tion operands can be contained in any of the

general-purpose registers, and the results can be stored

into any of the general-purpose registers.

The Am29040 microprocessor instruction set contains

117 instructions that are divided into nine classes.

These classes are integer arithmetic, compare, logical,

shift, data movement, constant, floating point, branch,

and miscellaneous. The floating-point instructions are

not executed directly , but are emulated by trap handlers.

All directly implemented instructions are capable of

executing in one processor cycle, with the exception of

interrupt returns, loads, stores, and integer multiplies.

Data Formats

The Am29040 microprocessor defines a word as 32 bits

of data, a half-word as 16 bits, and a byte as 8 bits. The

hardware provides direct support for word-integer

(signed and unsigned), word-logical, word-Boolean,

half-word integer (signed and unsigned), and byte data

(signed and unsigned).

Word-Boolean data is based on the value contained in

the most significant bit of the word. The values TRUE

and FALSE are represented by the most significant bit

values 1 and 0, respectively.

Other data formats, such as character strings, are sup-

ported by instruction sequences. Floating-point formats

(single and double precision) are defined for the proces-

sors; however, there is no direct hardware support for

these formats in the Am29040 microprocessor.

Protection

The Am29040 microprocessor offers two mutually ex-

clusive modes of execution, the User and Supervisor

modes, that restrict or permit accesses to certain pro-

cessor registers and external storage locations.

Memory access protection is provided by the MMU.

Four protection bits determine whether or not an access

is permitted to the page associated with the entry. For

the same virtual page, the access authority of programs

executing in supervisor mode can be different from the

authority of programs executing in user mode.

The register file can be configured to restrict accesses to

Supervisor-mode programs on a bank-by-bank basis.

AMD P R E L I M I N A R Y

10 Am29040 Microprocessor

Memory Management

Two 16-entry Translation Look-Aside Buffers (TLBs)

perform virtual-to-physical address translation. A num-

ber of enhancements improve the performance of ad-

dress translation:

Pipelining—The operation of the TLBs is pipelined

with other processor operations.

Task Identifiers—Task identifiers allow TLB entries

to be matched to different processes, so that TLB in-

validation is not required during task switches.

Least-Recently Used Hardware—This hardware al-

lows immediate selection of a TLB entry to be replaced.

Software Reload—Software reload allows the oper-

ating system to use a page-mapping scheme that is

best matched to its environment. One of Paged-seg-

mented, one-level-page mapping, two-level-page

mapping, or any other user-defined page-mapping

scheme can be supported. Because Am29040 mi-

croprocessor instructions execute at an average rate

of nearly one instruction per cycle, software reload

has performance approaching that of hardware TLB

reload without imposing restrictions on the system

designer.

Dual-TLB Configuration —This configuration allows

system architects to configure one TLB to map most

of the system and configure the other TLB to map the

exceptions (noncacheable data areas, for example).

Interrupts and Traps

When the Am29040 microprocessor takes an interrupt or

trap, operation continues from a shadow set of state reg-

isters while the interrupted program state registers are

frozen. This eliminates the need to save interrupted pro-

gram state in many cases. This lightweight interrupt and

trap facility greatly improves the performance of tempo-

rary interruptions such as TLB reload or other simple op-

erating-system calls that require no saving of state

information.

In cases where the processor state must be saved, the

saving and restoring of state information is under the con-

trol of software. The methods and data structures used to

handle interrupts—and the amount of state saved—can

be tailored to the needs of a particular system.

Interrupts and traps are dispatched through a 256-entry

vector table that directs the processor to a routine that

handles a given interrupt or trap. The vector table can be

relocated in memory by the modification of a processor

tem, though only one is active at any given time.

The vector table is a table of pointers to the interrupt and

trap handlers, requiring only 1 Kbyte of memory. This

structure requires that the processors perform a vector

fetch every time an interrupt or trap is taken. The vector

fetch requires at least three cycles, in addition to the num-

ber of cycles required for the basic memory access.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

CONNECTION DIAGRAMS

145-Lead PGA

Bottom View

ABCDEFGHJKLMNPQ

Note:

Pinout observed from pin side of package (pins facing viewer).

Pin Number E–4 is defined for emulator access and is not a physical pin on the package (see the Am29040 Microprocessors

User’s Manual, order #18458, Signal Description section).

AMD P R E L I M I N A R Y

12 Am29040 Microprocessor

PGA PIN DESIGNATIONS

(Sorted by Pin Number)

Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name

A-1 ID4 C-8 GND H-14 MEMCLK N-12 VCC

A-2 ID0 C-9 VCC H-15 DIV2 N-13 A1

A-3 TRST C-10 GND J-1 ID21 N-14 ERLYA

A-4 TDI C-11 VCC J-2 ID22 N-15 ERR

A-5 TCK C-12 STAT1 J-3 GND P-1 ID31

A-6 TEST C-13 WBC J-13 INCLK P-2 A30

A-7 I/D C-14 HIT J-14 CLKDRV P-3 A27

A-8 IO/MEM C-15 INTR0 J-15 BREQ P-4 A24

A-9 BWE0 D-1 ID12 K-1 ID23 P-5 A22

A-10 BWE2 D-2 ID11 K-2 ID24 P-6 A20

A-11 SUP/US D-3 ID9 K-3 VCC P-7 A18

A-12 OPT0 D-4 ♦GND K-13 GND P-8 A15

A-13 OPT2 D-13 DI K-14 REQ P-9 A13

A-14 MPGM1 D-14 INTR1 K-15 BURST P-10 A10

A-15 STAT2 D-15 INTR2 L-1 ID25 P-11 A8

B-1 ID7 E-1 ID14 L-2 ID26 P-12 A6

B-2 ID6 E-2 ID13 L-3 VCC P-13 A4

B-3 ID3 E-3 GND L-13 VCC P-14 A2

B-4 ID1 E-13 GND L-14 BGRT P-15 A0

B-5 TDO E-14 INTR3 L-15 PGMODE Q-1 A31

B-6 TMS E-15 TRAP1 M-1 ID27 Q-2 A29

B-7 R/W F-1 ID16 M-2 ID28 Q-3 A25

B-8 WARN F-2 ID15 M-3 IDP2 Q-4 A23

B-9 BWE1 F-3 IDP1 M-13 GND Q-5 A21

B-10 BWE3 F-13 VCC M-14 RDN Q-6 A19

B-11 LOCK F-14 RESET M-15 RDY Q-7 A17

B-12 OPT1 F-15 TRAP0 N-1 ID29 Q-8 A16

B-13 MPGM0 G-1 ID18 N-2 ID30 Q-9 A14

B-14 STAT0 G-2 ID17 N-3 IDP3 Q-10 A12

B-15 No Connect G-3 VCC N-4 A28 Q-11 A11

C-1 ID10 G-13 VCC N-5 A26 Q-12 A9

C-2 ID8 G-14 CNTL0 N-6 GND Q-13 A7

C-3 IDP0 G-15 CNTL1 N-7 VCC Q-14 A5

C-4 ID5 H-1 ID20 N-8 GND Q-15 A3

C-5 ID2 H-2 ID19 N-9 GND

C-6 VCC H-3 GND N-10 GND

C-7 GND H-13 GND N-11 VCC

Notes:

♦

Pin Number D-4 is the alignment/ground pin and must be electrically connected to ground.

Pin Number E-4 is defined for emulator access and is not a physical pin on the package. (See Am29040 Microprocessor

User’s Manual, Signal Description section.)

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

PGA PIN DESIGNATIONS

(Sorted by Pin Name)

Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No.

A0 P-15 BWE2 A-10 ID11 D-2 OPT1 B-12

A1 N-13 BWE3 B-10 ID12 D-1 OPT2 A-13

A2 P-14 CLKDRV J-14 ID13 E-2 PGMODE L-15

A3 Q-15 CNTL0 G-14 ID14 E-1 RDN M-14

A4 P-13 CNTL1 G-15 ID15 F-2 RDY M-15

A5 Q-14 DI D-13 ID16 F-1 RESET F-14

A6 P-12 DIV2 H-15 ID17 G-2 REQ K-14

A7 Q-13 ERLYA N-14 ID18 G-1 R/W B-7

A8 P-11 ERR N-15 ID19 H-2 STAT0 B-14

A9 Q-12 GND C-7 ID20 H-1 STAT1 C-12

A10 P-10 GND C-8 ID21 J-1 STAT2 A-15

A11 Q-11 GND C-10 ID22 J-2 SUP/US A-11

A12 Q-10 GND D-4 ♦ID23 K-1 TCK A-5

A13 P-9 GND E-3 ID24 K-2 TDI A-4

A14 Q-9 GND E-13 ID25 L-1 TDO B-5

A15 P-8 GND H-3 ID26 L-2 TEST A-6

A16 Q-8 GND H-13 ID27 M-1 TMS B-6

A17 Q-7 GND J-3 ID28 M-2 TRAP0 F-15

A18 P-7 GND K-13 ID29 N-1 TRAP1 E-15

A19 Q-6 GND M-13 ID30 N-2 TRST A-3

A20 P-6 GND N-6 ID31 P-1 VCC C-6

A21 Q-5 GND N-8 IDP0 C-3 VCC C-9

A22 P-5 GND N-9 IDP1 F-3 VCC C-11

A23 Q-4 GND N-10 IDP2 M-3 VCC F-13

A24 P-4 HIT C-14 IDP3 N-3 VCC G-3

A25 Q-3 I/D A-7 INCLK J-13 VCC G-13

A26 N-5 ID0 A-2 INTR0 C-15 VCC K-3

A27 P-3 ID1 B-4 INTR1 D-14 VCC L-3

A28 N-4 ID2 C-5 INTR2 D-15 VCC L-13

A29 Q-2 ID3 B-3 INTR3 E-14 VCC N-7

A30 P-2 ID4 A-1 IO/MEM A-8 VCC N-11

A31 Q-1 ID5 C-4 LOCK B-11 VCC N-12

BGRT L-14 ID6 B-2 MEMCLK H-14 WARN B-8

BREQ J-15 ID7 B-1 MPGM0 B-13 WBC C-13

BURST K-15 ID8 C-2 MPGM1 A-14

BWE0 A-9 ID9 D-3 No Connect B-15

BWE1 B-9 ID10 C-1 OPT0 A-12

Notes:

♦

Pin Number D-4 is the alignment/ground pin and must be electrically connected to ground.

Pin Number E-4 is defined for emulator access and is not a physical pin on the package. (See Am29040 Microprocessor

User’s Manual, Signal Description section.)

AMD P R E L I M I N A R Y

14 Am29040 Microprocessor

CONNECTION DIAGRAMS (continued)

144-Lead PQFP

Top View

Pin 1

Pin 36 Pin 73

Pin 108

Pin 109

Pin 144

Pin 37 Pin 72

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

PQFP PIN DESIGNATIONS

(Sorted by Pin Number)

Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name

1VCC 37 VCC 73 VCC 109 A1

2GND 38 GND 74 GND 110 A0

3No Connect 39 ID5 75 A29 111 ERLYA

4STAT2 40 ID6 76 A28 112 ERR

5STAT1 41 ID7 77 A27 113 RDN

6STAT0 42 ID8 78 A26 114 RDY

7MPGM1 43 ID9 79 A25 115 BGRT

8MPGM0 44 ID10 80 A24 116 GND

9OPT2 45 ID11 81 A23 117 VCC

10 OPT1 46 ID12 82 A22 118 PGMODE

11 OPT0 47 ID13 83 A21 119 BURST

12 LOCK 48 ID14 84 A20 120 REQ

13 SUP/US 49 ID15 85 A19 121 BREQ

14 BWE3 50 VCC 86 A18 122 GND

15 BWE2 51 GND 87 A17 123 INCLK

16 BWE1 52 ID16 88 A16 124 VCC

17 BWE0 53 ID17 89 IDP2 125 CLKDRV

18 VCC 54 ID18 90 GND 126 MEMCLK

19 GND 55 ID19 91 VCC 127 GND

20 WARN 56 ID20 92 IDP3 128 VCC

21 IO/MEM 57 ID21 93 A15 129 IDP0

22 I/D 58 ID22 94 A14 130 DIV2

23 GND 59 ID23 95 A13 131 CNTL0

24 VCC 60 GND 96 A12 132 CNTL1

25 R/W 61 VCC 97 A11 133 VCC

26 TEST 62 IDP1 98 A10 134 GND

27 TCK 63 ID24 99 A9 135 RESET

28 TMS 64 ID25 100 A8 136 TRAP0

29 TDI 65 ID26 101 A7 137 TRAP1

30 TDO 66 ID27 102 A6 138 INTR3

31 TRST 67 ID28 103 A5 139 INTR2

32 ID0 68 ID29 104 A4 140 INTR1

33 ID1 69 ID30 105 A3 141 INTR0

34 ID2 70 ID31 106 A2 142 DI

35 ID3 71 A31 107 GND 143 HIT

36 ID4 72 A30 108 VCC 144 WBC

AMD P R E L I M I N A R Y

16 Am29040 Microprocessor

PQFP PIN DESIGNATIONS

(Sorted by Pin Name)

Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No.

A0 110 BWE1 16 ID11 45 OPT0 11

A1 109 BWE2 15 ID12 46 OPT1 10

A2 106 BWE3 14 ID13 47 OPT2 9

A3 105 CLKDRV 125 ID14 48 PGMODE 118

A4 104 CNTL0 131 ID15 49 RDN 113

A5 103 CNTL1 132 ID16 52 RDY 114

A6 102 DI 142 ID17 53 RESET 135

A7 101 DIV2 130 ID18 54 REQ 120

A8 100 ERLYA 111 ID19 55 R/W 25

A9 99 ERR 112 ID20 56 STAT0 6

A10 98 GND 2ID21 57 STAT1 5

A11 97 GND 19 ID22 58 STAT2 4

A12 96 GND 23 ID23 59 SUP/US 13

A13 95 GND 38 ID24 63 TCK 27

A14 94 GND 51 ID25 64 TDI 29

A15 93 GND 60 ID26 65 TDO 30

A16 88 GND 74 ID27 66 TEST 26

A17 87 GND 90 ID28 67 TMS 28

A18 86 GND 107 ID29 68 TRAP0 136

A19 85 GND 116 ID30 69 TRAP1 137

A20 84 GND 122 ID31 70 TRST 31

A21 83 GND 127 IDP0 129 VCC 1

A22 82 GND 134 IDP1 62 VCC 18

A23 81 HIT 143 IDP2 89 VCC 24

A24 80 I/D 22 IDP3 92 VCC 37

A25 79 ID0 32 INCLK 123 VCC 50

A26 78 ID1 33 INTR0 141 VCC 61

A27 77 ID2 34 INTR1 140 VCC 73

A28 76 ID3 35 INTR2 139 VCC 91

A29 75 ID4 36 INTR3 138 VCC 108

A30 72 ID5 39 IO/MEM 21 VCC 117

A31 71 ID6 40 LOCK 12 VCC 124

BGRT 115 ID7 41 MEMCLK 126 VCC 128

BREQ 121 ID8 42 MPGM0 8VCC 133

BURST 119 ID9 43 MPGM1 7WARN 20

BWE0 17 ID10 44 No Connect 3WBC 144

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

LOGIC SYMBOL

R/W

SUP/US

MPGM1–MPGM0 BWE3–BWE0

OPT2–OPT0

STAT2–STAT0

PGMODE

IO/MEM A31–A0 ID31–ID0MEMCLK

INTR3–INTR0

CNTL1–CNTL0

RESET

TEST

INCLK

TRAP1–TRAP0

CLKDRV

REQ

TDO

I/D IDP3–IDP0

3232

WBC HIT DI

Am29040 Microprocessor

BGRT

RDN

ERLYA

ERR

WARN

DIV2

TCK

TDI

TMS

TRST

BREQ

LOCK

BURST

RDY

AMD P R E L I M I N A R Y

18 Am29040 Microprocessor

PIN DESCRIPTIONS

Note: Certain outputs are described in the following sec-

tion as being three-state or bidirectional. However, all

outputs can be placed in a high-impedance state by the

Test mode. The three-state and bidirectional terminolo-

gy in this section is for those outputs that are disabled

when an external device is granted the bus.

A31–A0

Address Bus (bidirectional, synchronous)

The address bus transfers the byte address for all ac-

cesses, including burst-mode accesses.

BREQ

Bus Request (output, synchronous)

This output indicates that the processor needs to per-

form an external access.

BGRT

Bus Grant (input, synchronous)

This input signals the processor that it has control of the

external bus. This signal can be asserted even when

BREQ is not active, in which case the processor still has

control of the bus. The processor drives REQ High when

granted an unrequested bus.

BWE3–BWE0

Byte Write Enables (bidirectional, synchronous)

These signals are asserted during an external write to

indicate which bytes should be written. An assertion of

BWE3 indicates that the most significant byte (corre-

sponding to ID31–ID24) should be written, and so on.

BURST

Burst Request (three-state output, synchronous)

This signal indicates a burst-mode access. The ad-

dresses for burst-mode accesses appear on the ad-

dress bus. The BURST signal is provided to aid the

implementation of high-bandwidth transfers by inform-

ing the external system that the processor can complete

an access as often as every cycle after the first cycle.

CLKDRV

Enable MEMCLK Drive (input)

This pin determines whether MEMCLK is an output

(CLKDRV High) or an input (CLKDRV Low). The

CLKDRV pin is the same physical pin as PWRCLK on

the Am29030 microprocessor, and it performs the same

function as PWRCLK except that it is a logic pin rather

than a power-supply pin.

CNTL1–CNTL0

CPU Control (inputs, asynchronous)

These inputs specify the processor mode: Load Test

Instruction, Step, Halt, or Normal.

Data Intervention (bidirectional, synchronous)

This output is driven by a bus slave that is the owner of

data being requested by the bus master. Because it is

asserted on a read of cacheable data, and because the

data cache is block-oriented, the intervening device

drives an entire block of data.

DIV2

Divide Clock By 2 (input)

On the Am29040 microprocessor, MEMCLK is used as

the frequency reference for the processor and is always

half of INCLK. If DIV2 is High, the processor’s operating

frequency is the same as the MEMCLK frequency. If

DIV2 is Low, the processor’s operating frequency is

double the MEMCLK frequency. Note that DIV2 on the

Am29040 microprocessor operates differently than

DIV2 on the Am29030 microprocessor , since the clock-

ing scheme is different.

ERLYA

Early Address (input, synchronous)

The ERLYA input is used to request the early transmis-

sion of burst-mode addresses for interleaved memories.

Note that this functionality is different from how ERLYA

operates on the Am29030 microprocessor.

ERR

Error (input, synchronous)

This input indicates that an error occurred during the

current access. For a read, the processor ignores the

instruction/data bus. For a store, the access is termi-

nated. In either case, a Data Access Exception or

Instruction Access Exception trap can occur. The pro-

cessor ignores this signal if there is no pending access.

This signal cannot end an access; it is sampled only

when the RDY input is active.

HIT

Hit (bidirectional, synchronous)

This output is driven by a bus slave to indicate that the

slave has a cached copy of the data. It is driven for any

access—read or write—that hits in the slave’s data

cache.

I/D

Instruction or Data Access (bidirectional,

synchronous)

This signal is High during an access to indicate that the

access is for an instruction or Low to indicate that the ac-

cess is for data.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

ID31–ID0

Instruction/Data Bus (bidirectional, synchronous)

The instruction/data bus transfers instructions to, and

data to and from, the processor.

IDP3–IDP0

Instruction/Data Bus Parity (bidirectional,

synchronous)

These are byte parity bits for the instruction/data bus.

IDP3 is the parity bit for ID31–24, IDP2 is the parity bit for

ID 23–16, IDP1 is the parity bit for ID15–ID8, and IPD0 is

the parity bit for ID7–ID0. If parity checking is enabled,

the processor drives IDP3–IDP0 with valid parity during

writes and expects IDP3–IDP0 to be driven with valid

parity during reads of either instructions or data.

INCLK

Input Clock (input)

This is an oscillator input at twice the MEMCLK frequen-

cy . It is used only to generate MEMCLK, and is used only

if MEMCLK is an output. If MEMCLK is an input, INCLK is

unused and can be left disconnected. Note that INCLK on

the Am29040 microprocessor operates differently than

INCLK on the Am29030 microprocessor.

INTR3–INTR0

Interrupt Requests (inputs, asynchronous)

These inputs generate prioritized interrupt requests.

The interrupt caused by INTR0 has the highest priority,

and the interrupt caused by INTR3 has the lowest prior-

ity. The interrupt requests are masked in prioritized or-

der by the Interrupt Mask field in the Current Processor

Status Register.

IO/MEM

Input/Output or Memory Access (bidirectional,

synchronous)

For a data access, this signal indicates whether the ac-

cess is to the input/output (I/O) address space (High) or

the instruction/data memory address space (Low).

LOCK

Lock (three-state output, synchronous)

This output allows the implementation of various bus

and device interlocks. It can be active only for the dura-

tion of an access or for an extended period of time under

control of the Lock bit in the Current Processor Status

response to BGRT) when LOCK is active.

MEMCLK

Memory Clock (input/output)

MEMCLK is either a clock output or an input from an ex-

ternal clock generator, as determined by the CLKDRV

pin.

MEMCLK is used as the frequency reference for the pro-

cessor. Note that MEMCLK on the Am29040 micropro-

cessor operates differently than MEMCLK on the

Am29030 microprocessor.

If the DIV2 pin is High, the processor frequency is the

frequency of MEMCLK. If DIV2 is Low, the processor fre-

quency is twice the frequency of MEMCLK and is

achieved by frequency doubling.

MPGM1–MPGM0

MMU Programmable (bidirectional,

synchronous)

These outputs reflect the value of the two PGM bits in

the Translation Look-Aside Buffer entry associated with

the access. If no address translation is performed, these

signals are both Low.

OPT2–OPT0

Option Control (three-state outputs, synchronous)

These outputs reflect the value of the OPT field of load

and store instructions.

PGMODE

Page-Mode Access (three-state output,

synchronous)

This indicates that the address for an access is in the

same page-mode block as the address for the previous

access.

RDN

Read Narrow (input, synchronous)

This input indicates that the accessed memory is an 8-

or 16-bit device attached to ID31–ID24 or to ID31–ID16,

respectively. This signal can be asserted for any read

access—though it is probably most useful for ROM ac-

cesses—and causes the processor to perform addition-

al read accesses to obtain the remainder of a word or

half-word, if required. This signal is ignored on a write

access.

The RDN signal is sampled when RESET is asserted.

The level of RDN during the four cycles before the

deassertion of RESET determines whether a narrow ac-

cess is 8 or 16 bits wide. If RDN is Low in each of these

cycles, a narrow access is 16 bits wide. If RDN is High, a

narrow access is 8 bits wide. The width of the narrow ac-

cess is undefined if RDN changes in the four cycles be-

fore RESET is deasserted.

RDY

Ready (bidirectional, synchronous)

For a read, this input indicates that a valid instruction or

data word is on the instruction/data bus. For a write, it

indicates that the write is complete and that the data no

longer needs to be driven on the instruction/data bus.

The processor ignores this signal for the first cycle of a

AMD P R E L I M I N A R Y

20 Am29040 Microprocessor

simple access and for the first cycle of a burst-mode

access (all other burst-mode cycles are not subject to

this restriction).

REQ

Request (bidirectional, synchronous)

This signal requests an access. When REQ is Low, the

address for the access appears on the address bus.

This signal is precharged and then maintained by a

weak internal pullup when the bus is granted to another

master, to prevent spurious requests.

RESET

Reset (input, asynchronous)

This input places the processor in the Reset mode.

R/W

Read/Write (bidirectional, synchronous)

This signal indicates whether data is being transferred

from the processor to the external system (Low), or from

the external system to the processor (High).

STAT2–STAT0

CPU Status (outputs, synchronous)

These outputs indicate the state of the processor’s

execution stage on the previous cycle.

SUP/US

Supervisor/User Mode (three-state output,

synchronous)

This output indicates the program mode for an access. If

the access is performed under Supervisor mode, SUP/

US is High. If the access is performed under User mode,

SUP/US is Low.

TEST

Test Mode (input, asynchronous)

When this input is active, the processor is in Test mode.

All outputs and bidirectional lines are forced to the high-

impedance state.

TRAP1–TRAP0

Trap Requests (inputs, asynchronous)

These inputs generate prioritized trap requests. The

trap caused by TRAP0 has the highest priority.

WARN

Warn (input, asynchronous, edge-sensitive)

A High-to-Low transition on this input causes a non-

maskable WARN trap to occur. This trap bypasses the

normal trap vector fetch sequence and is useful in situa-

tions where the vector fetch might not work (e.g., when

data memory is faulty)

WBC

Write Broadcast (bidirectional, synchronous)

This output is asserted by a bus master to indicate a

write broadcast. A write broadcast is performed to notify

other agents of a modification to a shared cache block.

The write need not be performed in the main memory.

JTAG INTERFACE PINS

The following pins are included as part of the IEEE

1149.1–1990 compliant Standard Test Access Port.

TCK

Test Clock Input (input, asynchronous)

This input clocks the Test Access Port.

TDI

Test Data Input (input, synchronous to TCK)

This signal supplies data to the test logic from an exter-

nal source. It is sampled on the rising edge of TCK.

TDO

Test Data Output (three-state output, synchronous

to TCK)

This output supplies data from the test logic to an exter-

nal destination. It changes on the falling edge of TCK.

TMS

Test Mode Select (input, synchronous to TCK)

This input controls the operation of the T est Access Port.

TRST

Test Reset Input (input, asynchronous)

This input asynchronously resets the Test Access Port.

The reset places the test logic in a state such that it does

not cause an output driver to be enabled. The TRST in-

put must be asserted in conjunction with the RESET in-

put for correct processor initialization.

SPECIAL PINS

EMACC

Emulator Access (output, synchronous)

The EMACC pin is defined for use with hardware devel-

opment systems (emulators). This pin does not exist on

any package, and this definition is provided solely for the

purposes of standardizing its location.

The EMACC output indicates the current access is gen-

erated by an emulator. If EMACC is Low, the access is

emulator specific and the external system must not re-

spond to the access. If EMACC is High, the access is di-

rected to the external system.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

ABSOLUTE MAXIMUM RATINGS

Storage Temperature –65°C to +150°C. . . . . . . . . . . .

Voltage on any Pin

with Respect to GND –0.5 to 5.5 V. . . . . . . . . . . . . . .

Stresses above those listed under ABSOLUTE MAXIMUM

RA TINGS may cause permanent device failure. Functionality at

or above these limits is not implied. Exposure to absolute maxi-

mum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (TC)0°C to +85°C. . . . . . . . . . . . . .

Supply Voltage (VCC) +3.0 to +3.6 V. . . . . . . . . . . . . . .

Operating ranges define those limits between which the func-

tionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL Operating Range

PDii

T C di i

Preliminary

Parameter

Symbol Parameter Description Test Conditions Min Max Unit

VIL Input Low Voltage –0.5 0.8 V

VIH Input High Voltage 2.0 5.5 V

VILINCLK INCLK Input Low Voltage –0.5 0.8 V

VIHINCLK INCLK Input High Voltage 2.0 5.5 V

VILMEMCLK MEMCLK Input Low Voltage –0.5 0.8 V

VIHMEMCLK MEMCLK Input High Voltage VCC –0.8 5.5 V

VOL Output Low Voltage for all outputs except

MEMCLK IOL = 3.2 mA 0.45 V

VOH Output High Voltage for all outputs except

MEMCLK IOH = –400 µA 2.4 V

ILI Input Leakage Current 0.45 V ≤VIN ≤ VCC –0.45 V ±10 µA

ILO Output Leakage Current 0.45 V ≤VOUT ≤ VCC –0.4 V ±10 µA

ICCOP Operating Power Supply Current Outputs Floating; Holding

RESET active with exter-

nally supplied MEMCLK.

VCC = 3.3 V 10 mA/MHz

VOLC MEMCLK Output Low Voltage IOLC = 20 mA 0.6 V

VOHC MEMCLK Output High Voltage IOHC = –20 mA VCC –0.6 V

IOSGND MEMCLK GND Short Circuit Current VCC = 3.3 V 60 mA

IOSVCC MEMCLK VCC Short Circuit Current VCC = 3.3 V 60 mA

ICCSTB Standby Power Supply Current Snooze mode

Sleep mode 20

5mA

CAPACITANCE

PDii

T C di i

Preliminary

Parameter

Symbol Parameter Description Test Conditions Min Max Unit

CIN Input Capacitance 15 pF

CINCLK INCLK Input Capacitance 20 pF

CMEMCLK MEMCLK Capacitance fC = 10 MHz 20 pF

COUT Output Capacitance 20 pF

CI/O I/O Pin Capacitance 20 pF

Note:

Limits guaranteed by characterization.

AMD P R E L I M I N A R Y

22 Am29040 Microprocessor

SWITCHING CHARACTERISTICS over COMMERCIAL Operating Range

PDii

Preliminary

PDii

Test

Conditions

50MHz 240 MHz 233 MHz 2

No. Parameter Description

Conditions

(Note 1) Min Max Min Max Min Max Unit

1INCLK Period (T)

(Normal Operation) Notes 2, 7 20 50 25 50 15 25 ns

2 INCLK High Time

(Maximum Frequency) 7 13 9 16 5 10 ns

3INCLK Low Time

(Maximum Frequency) 7 13 9 16 5 10 ns

4INCLK Rise Time 0 3 0 4 0 6 ns

5INCLK Fall Time 0 3 0 4 0 6 ns

6 MEMCLK Delay from INCLK Notes 3, 4 0 6 0 7 0 6 ns

7Synchronous Output Valid Delay Note 6 1 12 1 14 1 12 ns

7a Synchronous Output Valid Delay

for ID31–ID0 Note 6 1 16 1 18 1 16 ns

8Synchronous Output Invalid Delay 1 12 1 14 1 12 ns

8a Synchronous Output Invalid Delay

for ID31–ID0 1 16 1 18 1 16 ns

9Synchronous Input Setup Time 12 14 12 ns

9a Synchronous Input Setup Time

for ID31–ID0 6 8 6 ns

9b Synchronous Input Setup Time for

RDY, ERR, and RDN 16 16 16 ns

10 Synchronous Input Hold Time 0 0 0 ns

11 Setup Time for Synchronous

RESET Deassertion 2 2 2 ns

12 Hold Time for Synchronous

RESET Deassertion 5 5 5 ns

13 WARN High Time Note 5 4T 4T 4T ns

14 Asynchronous Input Pulse Width Note 5 T + 10 T + 10 T + 10 ns

15 MEMCLK High Time (Note 5) MEMCLK Input

MEMCLK Output 14

T/2 – 3 26

T/2 + 3 18

T/2 – 3 32

T/2 + 3 11

T/2 – 3 19

T/2 + 3 ns

16 MEMCLK Low Time (Note 5) MEMCLK Input

MEMCLK Output 14

T/2 – 3 26

T/2 + 3 18

T/2 – 3 32

T/2 + 3 11

T/2 – 3 19

T/2 + 3 ns

17 MEMCLK Rise Time MEMCLK Input

MEMCLK Output 0

5ns

18 MEMCLK Fall Time MEMCLK Input

MEMCLK Output 0

5ns

Notes:

1. T est conditions: All inputs/outputs are TTL compatible for V

, V

, and V

unless otherwise noted. All output timing speci-

fications are for 80 pF of loading. All setup, hold, and delay times are measured relative to MEMCLK unless otherwise noted. All

input Low levels must be driven to 0.45 V and all input High levels must be driven to 2.4 V except INCLK.

2. Maximum bus frequency is 25 MHz for a 50-MHz processor (T=40 ns), 20 MHz for a 40-MHz processor (T=50 ns), and 33 MHz

for a 33-MHz processor (T=30 ns).

3. MEMCLK as an input is always at CMOS levels.

4. MEMCLK can drive an external load of 100 pF.

5. The parameter T is the actual period of MEMCLK, regardless of the processor frequency rating.

6. All output valid delays are measured with V

=1.0 V and V

=2.0 V.

7. Does not apply to Snooze or Sleep modes.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

SWITCHING WAVEFORMS

INCLK

MEMCLK

0.8 V

1.5 V

2.0 V 5

1615

0.8 V

1.5 V

2.0 V

Synchronous

Outputs

Synchronous

Inputs

Asynchronous

Inputs

RESET

WARN

AMD P R E L I M I N A R Y

24 Am29040 Microprocessor

SWITCHING TEST CIRCUIT

IOL = 3.2 mA

VREF = 1.5 V

IOH = 400 µA

Am29040

CPU

Pin Under Test

Note:

is guaranteed to 80 pF.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

THERMAL CHARACTERISTICS

The Am29040 microprocessor is specified for operation

with case temperature ranges for a commercial tempera-

ture device. Case temperature is measured at the top

center of the package as shown in Figure 2.

The various temperatures and thermal resistances can

be determined using the equations shown in Figure 3

along with information given in Table 1. (The variable

is power in watts.)

Allowable ambient temperature curves for various air-

flows are given in Figure 4 through Figure 6. These

graphs assume a maximum VCC and a maximum power

supply current equal to ICCOP. All calculations made us-

ing this information should guarantee that the operating

case temperature does not exceed the maximum case

temperature. Since P is a function of operating frequen-

cy, calculations can also be made to determine the am-

bient temperature at various operating speeds.

θJA θCA

θJC

θJA =θJC +θCA

ÉÉÉÉÉ

Figure 1. PGA Package Thermal Resistance — °C/Watt

ÉÉÉÉ

θJA θCA

θJC

θJA =θJC +θCA

Figure 2. PQFP Package Thermal Resistance — °C/Watt

θJA = θJC + θCA

P=I

CCOP ⋅ freq ⋅ VCC

TJ=T

C+P⋅θ

TJ=T

A+P⋅θ

TC=T

J–P⋅θ

TC=T

A+P⋅θ

TA=T

J–P⋅θ

TA=T

C–P⋅θ

Figure 3. Thermal Characteristics Equations

AMD P R E L I M I N A R Y

26 Am29040 Microprocessor

Table 1. Thermal Characteristics (°C/Watt) Surface Mounted

Airflow—ft./min. (m/s)

PGA Package 0 (0) 200 (1.01) 400 (2.03) 600 (3.04) 800 (4.06)

θJA Junction-to-Ambient 24 20 15 13 11

θJC1 Junction-to-Case 22222

θCA Case-to-Ambient 22 18 13 11 9

PQFP Package

θJA Junction-to-Ambient 36 28 25 23 21

θJC Junction-to-Case 6.5 6.5 6.5 6.5 6.5

θCA Case-to-Ambient 29.5 21.5 18.5 16.5 14.5

0 200 400 600 800

TC at 85°C

Maximum

Ambient

(°C)

Air Flow (ft./min.)

50 MHz 40 MHz

Air Flow (ft./min.)

0 200 400 600 800

TC at 85°C

Maximum

Ambient

(°C)

33 MHz

Air Flow (ft./min.)

Figure 4. PGA Package—Maximum Allowable Ambient Temperature

(Data Sheet Limit, ICCOPmax, VCC=+3.6 V, Average Thermal Impedance)

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

0 200 400 600 800

TC at 85°C

Maximum

Ambient

(°C)

Air Flow (ft./min.)

50 MHz 40 MHz

Air Flow (ft./min.)

0 200 400 600 800

TC at 85°C

Maximum

Ambient

(°C)

33 MHz

Air Flow (ft./min.)

Figure 5. PQFP Package—Maximum Allowable Ambient Temperature

(Data Sheet Limit, ICCOPmax, VCC=+3.6 V, Average Thermal Impedance)

0 200 400 600 800

Air Flow (ft./min.)

Thermal

Resistance

[θJA (°C/W)]

0 200 400 600 800

Air Flow (ft./min.)

PQFP Package

PGA Package

Figure 6. Thermal Impedance

AMD P R E L I M I N A R Y

28 Am29040 Microprocessor

PHYSICAL DIMENSIONS

CGM 145

Pin Grid Array

1.540

1.580 1.400

BSC

Lid Outline

Cavity-Down PGA

Index Corner

1.540

1.580

1.400

BSC

0.003 Min

(4X)

Bottom View

–B–

–A–

0.080 Max

cgm145

5–30–95

Notes:

All dimensions are in inches unless otherwise noted. BSC is an ANSI standard for Basic Space Centering.

Not to scale. For reference only.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

CGM 145 (continued)

Lid

0.105

0.125

0.105

0.195

0.080

0.140

Base Plane

0.025

0.055

Side View

–C–

Seating Plane

0.100

0.016

0.020

0.045

0.055

cgm145

5–30–95

Notes:

All dimensions are in inches unless otherwise noted. BSC is an ANSI standard for Basic Space Centering.

Not to scale. For reference only.

AMD P R E L I M I N A R Y

30 Am29040 Microprocessor

PDR 144, Trimmed and Formed

Plastic Quad Flat Pack

31.00

31.40

27.90

28.10

22.75

REF Pin 108

Pin 144

Pin 36

Pin 72

Pin One I.D.

22.75

REF 27.90

28.10 31.00

31.40

See Detail X

Seating

Plane

0.65

BASIC

0.25

Min

3.20

3.60 3.95

Max

Top View

Side View

pqr144

4–15–94

–A– –B–

–D–

–A–

–C–

Notes:

All measurements are in millimeters unless otherwise noted. Not to scale. For reference only.

AMD

P R E L I M I N A R Y

Am29040 Microprocessor

PDR 144 (continued)

0.20 Min. Flat Shoulder

7° Typ.

0° Min.

0.30±0.05 R

Gage

Plane 0.25

0.73

1.03

0°–7°

7° Typ.

Detail X

0.22

0.38

0.13

0.23

3.95

MAX

Section S–S

0.22

0.38

0.13

0.23

pqr144

4–15–94

Notes:

Not to scale. For reference only.

Trademarks

AMD, the AMD logo, Am29000, MiniMON29K, and Fusion29K are registered trademarks; and Am29005, Am29030, Am29035, Am29040,

Am29050, Am29200, Am29202, Am29205, Am29240, Am29243, Am29245, 29K, XRAY29K, Traceable Cache, and Scalable Clocking are trade-

marks of Advanced Micro Devices, Inc.

High C is a registered trademark of MetaW are, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.