Vishay Siliconix
Si6928DQ
Document Number: 70663
S-81056-Rev. D, 12-May-08
www.vishay.com
1
Dual N-Channel 30-V (D-S) MOSFET
FEATURES
• Halogen-free Option Available
PRODUCT SUMMARY
VDS (V) RDS(on) (Ω)I
D (A)
30 0.035 at VGS = 10 V ± 4.0
0.050 at VGS = 4.5 V ± 3.4
Si6928DQ
D
1
S
1
S
1
G
1
1
2
3
4
8
7
6
5
D
2
S
2
S
2
G
2
TSSOP-8
Top View
Ordering Information:
Si6928DQ-T1
Si6928DQ-T1-GE3 (Lead (Pb)-free and Halogen-free)
D1
G1
S1
N-Channel MOSFET
D2
G2
S2
N-Channel MOSFE
T
Notes:
a. Surface Mounted on FR4 board, t ≤ 10 s.
For SPICE model information via the Worldwide Web: http://www.vishay.com/www/product/spice.htm.
* Pb containing terminations are not RoHS compliant, exemptions may apply.
ABSOLUTE MAXIMUM RATINGS TA = 25 °C, unless otherwise noted
Parameter Symbol Limit Unit
Drain-Source Voltage VDS 30 V
Gate-Source Voltage VGS ± 20
Continuous Drain Current (TJ = 150 °C)aTA = 25 °C ID
± 4.0
A
TA = 70 °C ± 3.2
Pulsed Drain Current IDM ± 20
Continuous Source Current (Diode Conduction)aIS1.25
Maximum Power DissipationaTA = 25 °C PD
1.0 W
TA = 70 °C 0.64
Operating Junction and Storage Temperature Range TJ, Tstg - 55 to 150 °C
THERMAL RESISTANCE RATINGS
Parameter Symbol Limit Unit
Maximum Junction-to-AmbientaRthJA 125 °C/W
Available
Pb-free
RoHS*
COMPLIANT
www.vishay.com
2
Document Number: 70663
S-81056-Rev. D, 12-May-08
Vishay Siliconix
Si6928DQ
Notes:
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
SPECIFICATIONS TJ = 25 °C, unless otherwise noted
Parameter Symbol Test Conditions Min. Typ. Max. Unit
Static
Gate Threshold Voltage VGS(th) VDS = VGS, ID = 250 µA 1.0 V
Gate-Body Leakage IGSS VDS = 0 V, VGS = ± 20 V ± 100 nA
Zero Gate Voltage Drain Current IDSS
VDS = 30 V, VGS = 0 V 1µA
VDS = 30 V, VGS = 0 V, TJ = 55 °C 5
On-State Drain CurrentaID(on) V
DS ≥ 5 V, VGS = 10 V 20 A
Drain-Source On-State ResistanceaRDS(on)
VGS = 10 V, ID = 4.0 A 0.027 0.035 Ω
VGS = 4.5 V, ID = 3.4 A 0.038 0.050
Forward Transconductanceagfs VDS = 15 V, ID = 4.0 A 13 S
Diode Forward VoltageaVSD IS = 1.25 A, VGS = 0 V 0.73 1.2 V
Dynamicb
Gate Charge Qg V
DS = 15 V, VGS = 5 V, ID = 4.0 A 914
nC
Total Gate Charge Qgt
VDS = 15 V, VGS = 10 V, ID = 4.0 A
17.5 30
Gate-Source Charge Qgs 4.0
Gate-Drain Charge Qgd 2.5
Tur n - O n D e l ay Time td(on)
VDD = 15 V, RL = 6 Ω
ID ≅ 1 A, VGEN = 10 V, RG = 6 Ω
12 20
ns
Rise Time tr920
Turn-Off Delay Time td(off) 25 50
Fall Time tf20 40
Source-Drain Reverse Recovery Time trr IF = 1.25 A, dI/dt = 100 A/µs 25 60
Document Number: 70663
S-81056-Rev. D, 12-May-08
www.vishay.com
3
Vishay Siliconix
Si6928DQ
TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted
Output Characteristics
On-Resistance vs. Drain Current
Gate Charge
0
4
8
12
16
20
0246810
VDS - Drain-to-Source Voltage (V)
- Drain Current (A)ID
VGS = 10 thru 5 V
4 V
3 V
0
0.01
0.02
0.03
0.04
0.05
0.06
0 4 8 12 16 20
- On-Resistance (Ω)RDS(on)
ID
- Drain Current (A)
VGS = 4.5 V
VGS = 10 V
0
2
4
6
8
10
0 4 8 12 16 20
- Gate-to-Source Voltage (V)
Q
g
- Total Gate Charge (nC)
VGS
VDS = 15 V
ID = 4.0 A
Transfer Characteristics
Capacitance
On-Resistance vs. Junction Temperature
0
4
8
12
16
20
012345
VGS - Gate-to-Source Voltage (V)
- Drain Current (A)ID
TC = 125 °C
- 55 °C
25 °C
0
300
600
900
1200
1500
0 6 12 18 24 30
VDS - Drain-to-Source Voltage (V)
C - Capacitance (pF)
Crss
Coss
Ciss
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
- 50 - 25 0 25 50 75 100 125 150
VGS = 10 V
ID = 4.0 A
TJ - Junction Temperature (°C)
(Normalized)
- On-Resistance
RDS(on)
www.vishay.com
4
Document Number: 70663
S-81056-Rev. D, 12-May-08
Vishay Siliconix
Si6928DQ
TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
reliability data, see http://www.vishay.com/ppg?70663.
Source-Drain Diode Forward Voltage
Threshold Voltage
VSD - Source-to-Drain Voltage (V)
- Source Current (A)IS
TJ = 150 °C
TJ = 25 °C
20
10
0
0 0.2 0.4 0.6 0.8 1.0 1.2
TJ - Temperature (°C)
- 0.9
- 0.6
- 0.3
0.0
0.3
0.6
- 50 - 25 0 25 50 75 100 125 150
ID = 250 µA
Variance (V)VGS(th)
On-Resistance vs. Gate-to-Source Voltage
Single Pulse Power
- On-Resistance (Ω)RDS(on)
VGS - Gate-to-Source Voltage (V)
0
0.03
0.06
0.09
0.12
13579
ID = 4.0 A
Time (s)
Power (W)
40
32
24
16
8
0
0.01 0.1 1 10 30
Normalized Thermal Transient Impedance, Junction-to-Ambient
0.2
0.1
0.05
0.02
Single Pulse
Duty Cycle = 0.5
2
1
0.1
0.0110-4 10-3 10-2 10-1 11030
1. Duty Cycle, D =
2. Per Unit Base = RthJA = 125 °C/W
3. T JM - TA = PDMZthJA(t)
t1
t2
t1
Notes:
4. Surface Mounted
PDM
t2
Square Wave Pulse Duration (s)
Normalized Effective Transient
Thermal Impedance
E1
E
C
R 0.10
(4 Corners)
B
R 0.10
Corners)
A
A2
A1
D
L
L1 oK1
0.25 (Gage Plane)
e
Package Information
Vishay Siliconix
Document Number: 71201
06-Jul-01 www.vishay.com
1
TSSOP: 8ĆLEAD
JEDEC Part Number: MO-153
MILLIMETERS
Dim Min Nom Max
A– – 1.20
A10.05 0.10 0.15
A20.80 1.00 1.05
B0.19 0.28 0.30
C– 0.127 –
D2.90 3.00 3.10
E6.20 6.40 6.60
E14.30 4.40 4.50
e– 0.65 –
L0.45 0.60 0.75
L10.90 1.00 1.10
Y– – 0.10
oK1 0_3_6_
ECN: S-03946—Rev. G, 09-Jul-01
DWG: 5844
AN1001
Vishay Siliconix
Document Number: 70571
12-Dec-03
www.vishay.com
1
LITTLE FOOTR TSSOP-8
The Next Step in Surface-Mount Power MOSFETs
Wharton McDaniel and David Oldham
When Vishay Siliconix introduced its LITTLE FOOT
MOSFETs, it was the first time that power MOSFETs had been
offered in a true surface-mount package, the SOIC. LITTLE
FOOT immediately found a home in new small form factor disk
drives, computers, and cellular phones.
The new LITTLE FOOT TSSOP-8 power MOSFETs are the
natural evolutionary response to the continuing demands of
many markets for smaller and smaller packages. LITTLE
FOOT TSSOP-8 MOSFETs have a smaller footprint and a
lower profile than LITTLE FOOT SOICs, while maintaining low
rDS(on) and high thermal performance. Vishay Siliconix has
accomplished this by putting one or two high-density MOSFET
die in a standard 8-pin TSSOP package mounted on a custom
leadframe.
THE TSSOP-8 PACKAGE
LITTLE FOOT TSSOP-8 power MOSFETs require
approximately half the PC board area of an equivalent LITTLE
FOOT device (Figure 1). In addition to the reduction in board
area, the package height has been reduced to 1.1 mm.
Top View
Side View
Figure 1. An TSSOP-8 Package Next to a SOIC-8 Package
with Views from Both Top and Side
This is the low profile demanded by applications such as
PCMCIA cards.
It reduces the power package to the same height as many
resistors and capacitors in 0805 and 0605 sizes. It also allows
placement on the “passive” side of the PC board.
The standard pinouts of the LITTLE FOOT TSSOP-8
packages have been changed from the standard established
by LITTLE FOOT. This change minimizes the contribution of
interconnection resistance to rDS(on) and maximizes the
transfer of heat out of the package.
Figure 2 shows the pinouts for a single-die TSSOP. Notice that
both sides of the package have Source and Drain
connections, whereas LITTLE FOOT has the Source and Gate
connections on one side of the package, and the Drain
connections are on the opposite side.
Figure 2. Pinouts for Single Die TSSOP
Drain
Source
Source
Gate
Source
Source
Drain
Drain
Figure 3 shows the standard pinouts for a dual-die TSSOP-8.
In this case, the connections for each individual MOSFET
occupy one side.
Figure 3. Pinouts for Dual-Die TSSOP
Drain 1
Source 1
Source 1
Gate 1
Source 2
Source 2
Drain 2
Gate 2
AN1001
Vishay Siliconix
www.vishay.com
2
Document Number: 70571
12-Dec-03
Because the TSSOP has a fine pitch foot print, the pad layout
is somewhat more demanding than the layout of the SOIC.
Careful attention must be paid to silkscreen-to-pad and
soldermask-to-pad clearances. Also, fiduciary marks may be
required. The design and spacing of the pads must be dealt
with carefully. The pads must be sized to hold enough solder
paste to form a good joint, but should not be so large or so
placed as to extend under the body, increasing the potential for
solder bridging. The pad pattern should allow for typical pick
and place errors of 0.25 mm. See Application Note 826,
Recommended Minimum Pad Patterns With Outline
Drawing Access for Vishay Siliconix MOSFETs,
(http://www.vishay.com/doc?72286), for the recommended
pad pattern for PC board layout.
THERMAL ISSUES
LITTLE FOOT TSSOP MOSFETs have been given thermal
ratings using the same methods used for LITTLE FOOT. The
maximum thermal resistance junction-to-ambient is 83_C/W
for the single die and 125_C/W for dual-die parts. TSSOP relies
on a leadframe similar to LITTLE FOOT to remove heat from
the package. The single- and dual-die leadframes are shown
in Figure 4.
Figure 4. Leadframe
b) 8-Pin Dual-Pad TSSOP
a) 8-Pin Single-Pad TSSOP
The MOSFETs are characterized using a single pulse power
test. For this test the device mounted on a one-square-inch
piece of copper clad FR-4 PC board, such as those shown in
Figure 5. The single pulse power test determines the
maximum amount of power the part can handle for a given
pulse width and defines the thermal resistance
junction-to-ambient. The test is run for pulse widths ranging
from approximately 10 ms to 100 seconds. The thermal
resistance at 30 seconds is the rated thermal resistance for the
part. This rating was chosen to allow comparison of packages
and leadframes. At longer pulse widths, the PC board thermal
charateristics become dominant, making all parts look the
same.
Figure 5.
The actual test is based on dissipating a known amount of
power in the device for a known period of time so the junction
temperature is raised to 150_C. The starting and ending
junction temperatures are determined by measuring the
forward drop of the body diode. The thermal resistance for that
pulse width is defined by the temperature rise of the junction
above ambient and the power of the pulse, DTja/P.
Figure 6 shows the single pulse power curve of the Si6436DQ
laid over the curve of the Si9936DY to give a comparison of the
thermal performance. The die in the two devices have
equivalent die areas, making this a comparison of the
packaging. This comparison shows that the TSSOP package
performs as well as the SOIC out to 150 ms, with long-term
performance being 0.5 W less. Although the thermal
performance is less, LITTLE FOOT TSSOP will operate in a
large percentage of applications that are currently being
served by LITTLE FOOT.
14.0
12.0
10.0
8.0
6.0
4.0
2.0
0.0
0.1 1 10 100
Power (W)
Time (Sec.)
Si6436
Si9936
Figure 6. Comparison of Thermal Performance
CONCLUSION
TSSOP power MOSFETs provide a significant reduction in PC
board footprint and package height, allowing reduction in
board size and application where SOICs will not fit. This is
accomplished using a standard IC package and a custom
leadframe, combining small size with good power handling
capability.
For the TSSOP-8 package outline visit:
http://www.vishay.com/doc?71201
For the SOIC-8 package outline visit:
http://www.vishay.com/doc?71192
AN806
Vishay Siliconix
Document Number: 70738
17-Dec-03
www.vishay.com
1
Mounting LITTLE FOOTR TSSOP-8 Power MOSFETs
Wharton McDaniel
Surface-mounted LITTLE FOOT power MOSFETs use integrated
circuit and small-signal packages which have been been modified
to provide the heat transfer capabilities required by power devices.
Leadframe materials and design, molding compounds, and die
attach materials have been changed, while the footprint of the
packages remains the same.
See Application Note 826, Recommended Minimum Pad
Patterns With Outline Drawing Access for Vishay Siliconix
MOSFET, (http://www.vishay.com/doc?72286), for the basis
of the pad design for a LITTLE FOOT TSSOP-8 power MOSFET
package footprint. In converting the footprint to the pad set for a
power device, designers must make two connections: an electrical
connection and a thermal connection, to draw heat away from the
package.
In the case of the TSSOP-8 package, the thermal connections
are very simple. Pins 1, 5, and 8 are the drain of the MOSFET
for a single MOSFET package and are connected together. In
the dual package, pins 1 and 8 are the two drains. For a
small-signal device or integrated circuit, typical connections
would be made with traces that are 0.020 inches wide. Since
the drain pins also provide the thermal connection to the
package, this level of connection is inadequate. The total
cross section of the copper may be adequate to carry the
current required for the application, but it presents a large
thermal impedance. Also, heat spreads in a circular fashion
from the heat source. In this case the drain pins are the heat
sources when looking at heat spread on the PC board.
FIGURE 1. Single MOSFET TSSOP-8 Pad
Pattern with Copper Spreading
0.032
0.8
0.018
0.45
0.284
7.6
0.073
1.78
0.118
3.54
0.026
0.66
0.122
3.1
The pad patterns with copper spreading for the single-MOSFET
TSSOP-8 (Figure 1) and dual-MOSFET TSSOP-8 (Figure 2)
show the starting point for utilizing the board area available for the
heat-spreading copper. To create this pattern, a plane of copper
overlies the drain pins. The copper plane connects the drain pins
electrically, but more importantly provides planar copper to draw
heat from the drain leads and start the process of spreading the
heat so it can be dissipated into the ambient air. These patterns
use all the available area underneath the body for this purpose.
FIGURE 2. Dual MOSFET TSSOP-8 Pad Pattern with
Copper Spreading
0.026
0.66
0.284
7.6
0.032
0.8
0.122
3.1
0.091
1.65
0.073
1.78
0.018
0.45
Since surface-mounted packages are small, and reflow soldering
is the most common way in which these are affixed to the PC
board, “thermal” connections from the planar copper to the pads
have not been used. Even if additional planar copper area is used,
there should be no problems in the soldering process. The actual
solder connections are defined by the solder mask openings. By
combining the basic footprint with the copper plane on the drain
pins, the solder mask generation occurs automatically.
A final item to keep in mind is the width of the power traces. The
absolute minimum power trace width must be determined by the
amount of current it has to carry. For thermal reasons, this
minimum width should be at least 0.020 inches. The use of wide
traces connected to the drain plane provides a low impedance
path for heat to move away from the device.
Application Note 826
Vishay Siliconix
Document Number: 72611 www.vishay.com
Revision: 21-Jan-08 27
APPLICATION NOTE
RECOMMENDED MINIMUM PADS FOR TSSOP-8
0.262
(6.655)
Recommended Minimum Pads
Dimensions in Inches/(mm)
0.092
(2.337)
0.182
(4.623)
0.040
(1.016)
0.026
(0.660)
0.014
(0.356)
0.012
(0.305)
Return to Index
Return to Index
Legal Disclaimer Notice
www.vishay.com Vishay
Revision: 02-Oct-12 1Document Number: 91000
Disclaimer
ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE
RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively,
“Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other
disclosure relating to any product.
Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or
the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all
liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special,
consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular
purpose, non-infringement and merchantability.
Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical
requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements
about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular
product with the properties described in the product specification is suitable for use in a particular application. Parameters
provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All
operating parameters, including typical parameters, must be validated for each customer application by the customer’s
technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase,
including but not limited to the warranty expressed therein.
Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining
applications or for any other application in which the failure of the Vishay product could result in personal injury or death.
Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please
contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by
any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.
Material Category Policy
Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the
definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council
of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment
(EEE) - recast, unless otherwise specified as non-compliant.
Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that
all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.
Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free
requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference
to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21
conform to JEDEC JS709A standards.
