LP3986 www.ti.com SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 LP3986 Dual Micropower 150 mA Ultra Low-Dropout CMOS Voltage Regulators in DSBGA Package Check for Samples: LP3986 FEATURES DESCRIPTION * * The LP3986 is a 150 mA dual low dropout regulator designed for portable and wireless applications with demanding performance and board space requirements. 1 2 * * * * Miniature 8-I/O DSBGA Package Stable With 1F Ceramic and High Quality Tantalum Output Capacitors Fast Turn-on Two Independent Regulators Logic Controlled Enable Over Current and Thermal Protection APPLICATIONS * * * * CDMA Cellular Handsets GSM Cellular Handsets Portable Information Appliances Portable Battery Applications The LP3986 is stable with a small 1 F 30% ceramic output capacitor requiring smallest possible board space. The LP3986's performance is optimized for battery powered systems to deliver ultra low noise, extremely low dropout voltage and low quiescent current independent of load current. Regulator ground current increases very slightly in dropout, further prolonging the battery life. Optional external bypass capacitor reduces the output noise further without slowing down the load transient response. Fast start-up time is achieved by utilizing a speed-up circuit that actively pre-charges the bypass capacitor. Power supply rejection is better than 60 dB at low frequencies and 55 dB at 10 kHz. High power supply rejection is maintained at low input voltage levels common to battery operated circuits. The LP3986 is available in a DSBGA package. Performance is specified for a -40C to +125C temperature range. For single LDO applications, please refer to the LP3985 datasheet. Table 1. Key Specifications Guaranteed output current per regulator VALUE UNIT 150 mA Typical quiescent current when both regulators in shutdown mode 1 nA Typical dropout voltage at 150 mA output current 60 mV Typical ground current 115 A Typical output noise 40 V Fast turn-on circuit Junction temperature 200 s -40 to +125 C 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2001-2013, Texas Instruments Incorporated LP3986 SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 www.ti.com Typical Application Circuit Input 2.7V to 6.0V VOUT1 VIN CIN LP3986 EN1 VOUT2 EN2 1PF 1PF BYPASS CBYPASS* GND 0.01PF Block Diagram LP3986 VOUT2 VIN VOUT1 BYPASS Fast Turn On circuit Vreference 1.23V VEN2 VEN1 Over Current & Thermal Protection GND Pin Functions PIN DESCRIPTIONS (1) 2 Name DSBGA (1) VOUT2 A1 Output Voltage of the second LDO EN2 B1 Enable input for the second LDO BYPASS C1 Bypass capacitor for the bandgap GND C2 Common ground GND C3 Common ground EN1 B3 Enable input for the first LDO VOUT1 A3 Output Voltage of the first LDO VIN A2 Common input for both LDOs Function The pin numbering scheme for the DSBGA package was revised in April 2002 to conform to JEDEC standard. Only the pin numbers were revised. No changes to the physical location of the inputs/outputs were made. For reference purposes, the obsolete numbering scheme had VOUT2 as pin 1, EN2 as pin 2, BYPASS as pin 3, GND as pins 4 and 5, EN1 as pin 6, VOUT1 as pin 7, and VIN as pin 8. Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 LP3986 www.ti.com SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 Connection Diagram 8 Bump DSBGA Package - Top View See Package Number YZR0008 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) (2) (3) -0.3 to 6.5V VIN, VEN -0.3 to (VIN+0.3V) 6.5V VOUT Junction Temperature 150C Storage Temperature -65C to +150C Pad Temp. (4) Maximum Power Dissipation 235C (5) 364mW ESD Rating (6) Human Body Model Machine Model (1) (2) (3) (4) (5) (6) 2kV 200V Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see Electrical Characteristics. All voltages are with respect to the potential at the GND pin. If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for availability and specifications. Additional information on pad temperature can be found in TI's AN-1112 application report (SNVA009). The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula: PD = (TJ TA)/JA,Where TJ is the junction temperature, TA is the ambient temperature, and JA is the junction-to-ambient thermal resistance. The 364mW rating appearing under Absolute Maximum Ratings results from substituting the Absolute Maximum junction temperature, 150C, for TJ, 70C for TA, and 220C/W for JA. More power can be dissipated safely at ambient temperatures below 70C . Less power can be dissipated safely at ambient temperatures above 70C. The Absolute Maximum power dissipation can be increased by 4.5mW for each degree below 70C, and it must be derated by 4.5mW for each degree above 70C. The human body model is 100pF discharged through a 1.5k resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin. Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 3 LP3986 SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 Operating Ratings www.ti.com (1) (2) VIN 2.7 to 6V VEN 0 to (VIN+ 0.3V) 6V -40C to +125C Junction Temperature Thermal Resistance JA 220C/W Maximum Power Dissipation (1) (2) (3) (3) 250mW Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see Electrical Characteristics. All voltages are with respect to the potential at the GND pin. Like the Absolute Maximum power dissipation, the maximum power dissipation for operation depends on the ambient temperature. The 250mW rating appearing under Operating Ratings results from substituting the maximum junction temperature for operation, 125C, for TJ, 70C for TA, and 220C/W for JA into (1) above. More power can be dissipated at ambient temperatures below 70C . Less power can be dissipated at ambient temperatures above 70C. The maximum power dissipation for operation can be increased by 4.5mW for each degree below 70C, and it must be derated by 4.5mW for each degree above 70C. Electrical Characteristics Unless otherwise specified: VIN = VOUT(nom) + 0.5V, CIN = 1 F, IOUT = 1mA, COUT = 1 F, CBYPASS = 0.01F. Typical values and limits appearing in standard typeface are for TJ = 25C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40C to +125C. (1) (2) Symbol VOUT Parameter Conditions % of VOUT(nom) 0.092 0.128 %/V IOUT = 1mA to 150 mA 0.003 0.006 0.01 %/mA (4) Quiescent Current VIN = VOUT(nom) + 1V, IOUT = 150 mA (Figure 1) 1.5 VIN = 3.1V, f = 1 kHz, IOUT = 50 mA (Figure 2) 60 VIN = 3.1V, f = 10 kHz, IOUT = 50 mA (Figure 2) 50 Both Regulators ON VEN = 1.4V, IOUT = 0 mA 115 200 Both Regulators ON VEN = 1.4V, IOUT = 0 to 150 mA 220 320 One Regulator ON VEN = 1.4V IOUT = 0 mA 75 130 One Regulator ON VEN = 1.4V IOUT = 0 to 150 mA 130 200 0.001 2 4 2 100 VEN = 0.4V, Both Regulators OFF (shutdown) 4 2.5 3.0 0.006 IQ (5) -2.5 -3.0 VIN = (VOUT(nom) + 0.5V) to 6.0V, IOUT = 1 mA Power Supply Rejection Ratio (4) Max Line Regulation Error (3) PSRR (2) (3) Units Min IOUT = 1mA Output AC Line Regulation (1) Limit Output Voltage Tolerance Load Regulation Error ISC Typ Dropout Voltage (5) IOUT = 1 mA IOUT = 150 mA 0.4 60 Short Circuit Current Limit Output Grounded 600 mVP-P dB A mV mA All limits are guaranteed. All electrical characteristics having room temperature limits are tested during production with TJ = 25C or correlated using Statistical Quality Control (SQC) methods. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control. The target output voltage, which is labeled VOUT(nom), is the desired voltage option. The output voltage changes slightly with line voltage. An increase in the line voltage results in a slight increase in the output voltage and vice versa. The output voltage changes slightly with load current. An increase in the load current results in a slight decrease in the output voltage and vice versa. Tested limit applies to Vout 's of 2.5V and greater. Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value. Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 LP3986 www.ti.com SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 Electrical Characteristics (continued) Unless otherwise specified: VIN = VOUT(nom) + 0.5V, CIN = 1 F, IOUT = 1mA, COUT = 1 F, CBYPASS = 0.01F. Typical values and limits appearing in standard typeface are for TJ = 25C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40C to +125C. (1) (2) Symbol IOUT(PK) Parameter Peak Output Current (6) (7) Conditions Typ VOUT VOUT(nom) - 5% 500 Limit Min Max Units 300 mA TON Turn-On Time CBYPASS = 0.01 F 200 s en Output Noise Voltage BW = 10 Hz to 100 kHz, COUT = 1F 40 Vrms n(1/f) Output Noise Density f = 120 Hz, COUT = 1F 1 V/Hz IEN Maximum Input Current at EN VEN = 0.4 and VIN = 6V VIL Maximum Low Level Input Voltage at EN VIN = 2.7 to 6V VIH Minimum High Level Input Voltage at EN VIN = 2.7 to 6V Xtalk Crosstalk Rejection -60 -60 Input capacitance (8) If VOUT = 1.8V, VIN_MIN>= 2.9V COUT Capacitance (8) All VOUT > = 2.5V, If VOUT = 1.8V, VIN_MIN>= 2.9V (6) (7) (8) (9) See (9) V 1.4 ILoad2 = 150 mA at 1KHz rate ILoad1 = 1 mA VOUT2/VOUT1 CIN nA 0.4 ILoad1 = 150 mA at 1KHz rate ILoad2 = 1 mA VOUT2/VOUT1 All VOUT > = 2.5V, ESR 10 V dB 1 F 4.7 F 1 22 F 2.2 22 F 5 500 m IPEAK guaranteed for Vout 's of 2.5V and greater. Turn-on time is that between the enable input just exceeding VIH and the output voltage just reaching 95% of its nominal value. Range of capacitor values for which the device will remain stable. This electrical specification is guaranteed by design. Range of capacitor ESR values for which the device will remain stable. This electrical specification is guaranteed by design. Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 5 LP3986 SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 www.ti.com TEST SIGNALS Figure 1. Line Regulation Input Test Signal Figure 2. PSRR Input Test Signal 6 Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 LP3986 www.ti.com SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise specified, CIN= COUT 1F Ceramic, C BP= 0.01 F, VIN = VOUT + 0.5, TA= 25C, both enable pins are tied to VIN Power Supply Rejection Ratio (CBP = 0.001F) Power Supply Rejection Ratio (CBP = 0.01F) Figure 3. Figure 4. Power Supply Rejection Ratio (CBP = 0.1F) Output Noise Spectral Density Figure 5. Figure 6. Line Transient Response (CBP = 0.001F) Line Transient Response (CBP = 0.01F) Figure 7. Figure 8. Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 7 LP3986 SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified, CIN= COUT 1F Ceramic, C BP= 0.01 F, VIN = VOUT + 0.5, TA= 25C, both enable pins are tied to VIN 8 Load Transient & Cross Talk (VIN = VOUT + 0.2V) Load Transient & Cross Talk (VIN = VOUT + 0.2V) Figure 9. Figure 10. Start-Up Time (CBP = 0.001, 0.01, 0.1F) Enable Response ( VIN = 4.2V ) Figure 11. Figure 12. Enable Response (VIN = VOUT+ 0.2V) Enable Response Figure 13. Figure 14. Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 LP3986 www.ti.com SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified, CIN= COUT 1F Ceramic, C BP= 0.01 F, VIN = VOUT + 0.5, TA= 25C, both enable pins are tied to VIN Output Short Circuit Current at VIN = 6V Output Short Circuit Current at VIN = 3.3V Figure 15. Figure 16. Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 9 LP3986 SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 www.ti.com APPLICATION HINTS EXTERNAL CAPACITORS Like any low-dropout regulator, the LP3986 requires external capacitors for regulator stability. The LP3986 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance. INPUT CAPACITOR An input capacitance of 1F is required between the LP3986 input pin and ground (the amount of the capacitance may be increased without limit). This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input. Important: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a lowimpedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application. There are no requirements for the ESR on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will be 1F over the entire operating temperature range. OUTPUT CAPACITOR The LP3986 is designed specifically to work with very small ceramic output capacitors, any ceramic capacitor (temperature characteristics X7R, X5R, Z5U or Y5V) in 1 to 22 F range with 5m to 500m ESR range is suitable in the LP3986 application circuit. It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see next section Capacitor Characteristics). The output capacitor must meet the requirement for minimum amount of capacitance and also have an ESR (Equivalent Series Resistance) value which is within a stable range. NO-LOAD STABILITY The LP3986 will remain stable and in regulation with no-load (other than the internal voltage divider). This is specially important in CMOS RAM keep-alive applications. CAPACITOR CHARACTERISTICS The LP3986 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the range of 1F to 4.7F range, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1F ceramic capacitor is in the range of 20 m to 40 m, which easily meets the ESR requirement for stability by the LP3986. The ceramic capacitor's capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of -55C to +125C, will only vary the capacitance to within 15%. Most large value ceramic capacitors ( 2.2F) are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature goes from 25C to 85C. Therefore, X7R is recommended over Z5U and Y5 in applications where the ambient temperature will change significantly above or below 25C. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1F to 4.7F range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly ) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25C down to -40C, so some guard band must be allowed. 10 Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 LP3986 www.ti.com SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 NOISE BYPASS CAPACITOR Connecting a 0.01F capacitor between the CBYPASS pin and ground significantly reduces noise on the regulator output. This cap is connected directly to a high impedance node in the band gap reference circuit. Any significant loading on this node will cause a change on the regulated output voltage. For this reason, DC leakage current through this pin must be kept as low as possible for best output voltage accuracy. The use of this 0.01F bypass capacitor is strongly recommended to prevent overshoot on the output during start up. The types of capacitors best suited for the noise bypass capacitor are ceramic and film. High-quality ceramic capacitors with either NPO or COG dielectric typically have very low leakage. Polypropolene and polycarbonate film capacitors are available in small surface-mount packages and typically have extremely low leakage current. Unlike many other LDOs, addition of a noise reduction capacitor does not effect the transient response of the device. ON/OFF INPUT OPERATION The LP3986 is turned off by pulling the VEN pin low, and turned on by pulling it high. If this feature is not used, the VEN pin should be tied to VIN to keep the regulator output on at all times. To assure proper operation, the signal source used to drive the VEN input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under VIL and VIH. FAST ON-TIME The LP3986 outputs are turned on after Vref voltage reaches its final value (1.23V nominal). To speed up this process, the noise reduction capacitor at the bypass pin is charged with an internal 70A current source. The current source is turned off when the bandgap voltage reaches approximately 95% of its final value. The turn on time is determined by the time constant of the bypass capccitor. The smaller the capacitor value, the shorter the turn on time, but less noise gets reduced. As a result, turn on time and noise reduction need to be taken into design consideration when choosing the value of the bypass capacitor. DSBGA MOUNTING The DSBGA package requires specific mounting techniques which are detailed in TI's AN-1112 application report (SNVA009), in particular the section Surface Mount Assembly Considerations. For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device. DSBGA LIGHT SENSITIVITY Exposing the DSBGA device to direct sunlight will cause misoperation of the device. Light sources such as halogen lamps can effect electrical performance if brought near to the device. The wavelengths which have most detrimental effect are reds and infra-reds, which means that the fluorescent lighting used inside most buildings has very little effect on performance. A DSBGA test board was brought to within 1cm of a fluorescent desk lamp and the effect on the regulated output voltage was negligible, showing a deviation of less than 0.1% from nominal. Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 11 LP3986 SNVS142U - AUGUST 2001 - REVISED FEBRUARY 2013 www.ti.com REVISION HISTORY Changes from Revision T (February 2013) to Revision U * 12 Page Changed layout of National Data Sheet to TI format .......................................................................................................... 11 Submit Documentation Feedback Copyright (c) 2001-2013, Texas Instruments Incorporated Product Folder Links: LP3986 PACKAGE OPTION ADDENDUM www.ti.com 11-Sep-2016 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (C) Device Marking (4/5) LP3986TL-2518/NOPB ACTIVE DSBGA YZR 8 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM D 30 LP3986TL-2525/NOPB ACTIVE DSBGA YZR 8 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM D 27 LP3986TL-2828/NOPB ACTIVE DSBGA YZR 8 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 D 10 LP3986TL-285285/NOPB ACTIVE DSBGA YZR 8 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 D 11 LP3986TL-3030/NOPB ACTIVE DSBGA YZR 8 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 D 12 LP3986TLX-2828/NOPB ACTIVE DSBGA YZR 8 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 D 10 LP3986TLX285285/NOPB ACTIVE DSBGA YZR 8 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM D 11 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com 11-Sep-2016 (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 10-Aug-2016 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) LP3986TL-2518/NOPB DSBGA YZR 8 250 178.0 8.4 LP3986TL-2525/NOPB DSBGA YZR 8 250 178.0 LP3986TL-2828/NOPB DSBGA YZR 8 250 178.0 LP3986TL-285285/NOPB DSBGA YZR 8 250 W Pin1 (mm) Quadrant 1.7 1.7 0.76 4.0 8.0 Q1 8.4 1.7 1.7 0.76 4.0 8.0 Q1 8.4 1.7 1.7 0.76 4.0 8.0 Q1 178.0 8.4 1.7 1.7 0.76 4.0 8.0 Q1 LP3986TL-3030/NOPB DSBGA YZR 8 250 178.0 8.4 1.7 1.7 0.76 4.0 8.0 Q1 LP3986TLX-2828/NOPB DSBGA YZR 8 3000 178.0 8.4 1.7 1.7 0.76 4.0 8.0 Q1 LP3986TLX285285/NOPB DSBGA YZR 8 3000 178.0 8.4 1.7 1.7 0.76 4.0 8.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 10-Aug-2016 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP3986TL-2518/NOPB DSBGA YZR 8 250 210.0 185.0 35.0 LP3986TL-2525/NOPB DSBGA YZR 8 250 210.0 185.0 35.0 LP3986TL-2828/NOPB DSBGA YZR 8 250 210.0 185.0 35.0 LP3986TL-285285/NOPB DSBGA YZR 8 250 210.0 185.0 35.0 LP3986TL-3030/NOPB DSBGA YZR 8 250 210.0 185.0 35.0 LP3986TLX-2828/NOPB DSBGA YZR 8 3000 210.0 185.0 35.0 LP3986TLX285285/NOPB DSBGA YZR 8 3000 210.0 185.0 35.0 Pack Materials-Page 2 MECHANICAL DATA YZR0008xxx D 0.6000.075 E TLA08XXX (Rev C) D: Max = 1.591 mm, Min = 1.53 mm E: Max = 1.591 mm, Min = 1.53 mm 4215045/A NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice. www.ti.com 12/12 IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2017, Texas Instruments Incorporated Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments: LP3986TL-2518/NOPB LP3986TL-2525/NOPB LP3986TL-2626/NOPB LP3986TL-2818/NOPB LP3986TL2828/NOPB LP3986TL-285285/NOPB LP3986TL-2929/NOPB LP3986TL-3028/NOPB LP3986TL-3030/NOPB LP3986TL-3131/NOPB LP3986TL-3333/NOPB LP3986TLX-2518/NOPB LP3986TLX-2525/NOPB LP3986TLX2626/NOPB LP3986TLX-2818/NOPB LP3986TLX-2828/NOPB LP3986TLX-2929/NOPB LP3986TLX-3028/NOPB LP3986TLX-3030/NOPB LP3986TLX-3333/NOPB LP3986TLX285285/NOPB