General Description
The MAX703/MAX704 microprocessor (μP) supervisory
circuits reduce the complexity and number of components
required for power-supply monitoring and battery control
functions in μP systems. These devices significantly
improve system reliability and accuracy compared to that
obtained with separate ICs or discrete components.
The MAX703/MAX704 are available in 8-pin DIP and SO
packages and provide four functions:
1) An active-low reset during power-up, power-down, and
brownout conditions.
2) Battery-backup switching for CMOS RAM, CMOS μPs,
or other low-power logic circuitry.
3) A 1.25V threshold detector for power-fail warning,
low-battery detection, or for monitoring a power supply
other than +5V.
4) An active-low manual reset input.
The MAX703 and MAX704 differ only in their supplyvolt-
age monitor levels. The MAX703 generates a reset when
the supply drops below 4.65V, while the MAX704 gener-
ates a reset below 4.40V.
Applications
● Computers
● Controllers
● Intelligent Instruments
● Critical μP Power Monitoring
Features
● Battery-Backup Power Switching
● Precision Supply-Voltage Monitor
• 4.65V (MAX703)
• 4.40V (MAX704)
● 200ms Reset Pulse Width
● Debounced TTL/CMOS-Compatible Manual Reset
Input
● 200μA Quiescent Current
● 50nA Quiescent Current in Battery-Backup Mode
● Voltage Monitor for Power-Fail or Low-Battery
Warning
● 8-Pin DIP and SO Packages
● Guaranteed RESET Assertion to VCC = 1V
19-0130; Rev 3; 5/14
*Dice are tested at TA = +25°C only.
**Contact factory for availability and processing to MIL-STD-883.
Devices in PDIP and SO packages are available in both leaded
and lead(Pb)-free packaging. Specify lead(Pb)-free by adding
the “+” symbol at the end of the part number when ordering.
Lead(Pb)-free not available for CERDIP package.
PART TEMP RANGE PIN-PACKAGE
MAX703C/D 0°C to +70°C Dice*
MAX703CPA 0°C to +70°C 8 PDIP
MAX703CSA 0°C to +70°C 8 SO
MAX703EPA -40°C to +85°C 8 PDIP
MAX703ESA -40°C to +85°C 8 SO
MAX703MJA -55°C to +125°C 8 CERDIP**
MAX704C/D 0°C to +70°C Dice*
MAX704CPA 0°C to +70°C 8 PDIP
MAX704CSA 0°C to +70°C 8 SO
MAX704EPA -40°C to +85°C 8 PDIP
MAX704ESA -40°C to +85°C 8 SO
MAX704MJA -55°C to +125°C 8 CERDIP**
UNREGULATED DC REGULATED +5V
CMOS RAM
MICROPROCESSOR
3.6V
LITHIUM
BATTERY
R1
R2
PFI
PUSHBUTTON
SWITCH
0.1µF
VOUT
VBATT
VCC
NMI
VCC
GND
GND
GND
BUS
MR
RESET RESET
PFO
VCC
MAX703
MAX704
MR
PFOPFI
MAX703
MAX704
1
2
8
7
VBATT
RESETVCC
GND
VOUT
DIP/SO
TOP VIEW
3
4
6
5
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
Typical Operating Circuit
Pin Conguration
Ordering Information
Terminal Voltage (with respect to GND)
VCC.................................
............
......................-0.3V to +6.0V
VBATT................................................................-0.3V to +6.0V
All Other Inputs (Note 1).....
............
......-0.3V to (VCB + 0.3V)
Input Current
VCC ..............................................................................200mA
VBATT ............................................................................50mA
GND................................................................................20mA
Output Current
VOUT..............................Short-Circuit Protected for Up to 10s
All Other Outputs ............................................................20mA
Rate-of-Rise VBATT, VCC................................................100V/μs
Operating Temperature Range
C Suffix................................................................0°C to +70°C
E Suffix.............................................................-40°C to +85°C
M Suffix..........................................................-55°C to +125°C
Continuous Power Dissipation (TA = +70°C)
8-Pin PDIP (derated 9.09mW/°C above +70°C).
........
.727mW
8-Pin SO (derated 5.88mW/°C above +70°C)
............
.471mW
8-Pin CERDIP (derated 8.00mW/°C above +85°C).
...
.640mW
Storage Temperature Range ...................
.......
..-65°C to +160°C
Lead Temperature (soldering, 10s) .................................+300°C
(VCC = +4.75V to +5.5V for MAX703, VCC = +4.5V to +5.5V for MAX704, VBATT = 2.8V, TA = TMIN to TMAX, unless otherwise noted.)
Note 1: V
CB is the greater of VCC and VBATT. The input voltage limits on PFI and MR may be exceeded if the current into these
pins is limited to less than 10mA.
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Operating Voltage Range VCC,
VBATT (Note 2) 05.5 V
Supply Current (Excluding IOUT) ISUPPLY MAX70_C 200 350 µA
MAX70_E/M 200 500
ISUPPLY in Battery-Backup Mode
(Excluding IOUT)
VCC = 0V,
VBATT = 2.8V
TA = +25°C 0.05 1.0 µA
TA = TMIN to TMAX 5.0
VBATT Standby Current
(Note 3)
5.5V > VCC >
VBATT + 0.2V
TA = +25°C -0.10 +0.02 µA
TA = TMIN to TMAX -1.00 +0.02
VOUT Output
IOUT = 5mA VCC -
0.05
VCC -
0.025 V
IOUT = 50mA VCC -
0.5
VCC -
0.25
VOUT in Battery-Backup Mode IOUT = 250µA, VCC < VBATT - 0.2V VBATT -
0.1
VBATT -
0.02 V
Battery Switch Threshold (VCC -
VBATT)VCC < VRST Power-up 20 mV
Power-down -20
Battery Switchover Hysteresis 40 mV
RESET Threshold VRST
MAX703 4.50 4.65 4.75 V
MAX704 4.25 4.40 4.50
RESET Threshold Hysteresis 40 mV
RESET Pulse Width tRST 140 200 280 ms
RESET Output Voltage
VOH ISOURCE = 800µA VCC -
1.5
V
VOL
ISINK = 3.2mA 0.4
MAX70_C, VCC = 1V, VCC falling,
VBATT = 0V, ISINK = 50µA 0.3
MAX70_E/M, VCC = 1.2V, VCC falling,
VBATT = 0V, ISINK = 100µA 0.3
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
www.maximintegrated.com Maxim Integrated
│
2
Absolute Maximum Ratings
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Electrical Characteristics
(VCC = +4.75V to +5.5V for MAX703, VCC = +4.5V to +5.5V for MAX704, VBATT = 2.8V, TA = TMIN to TMAX, unless otherwise noted.)
Note 2: Either VCC or VBATT can go to 0V if the other is greater than 2.0V.
Note 3: “-” = battery-charging current, “+” = battery-discharging current.
(VCC = +5V, VBATT = 2.8V, TA = +25°C, unless otherwise noted.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
MR Input Threshold VIL Low 0.8 V
VIH High 2.0
MR Pulse Width tMR 150 ns
MR to RESET Delay tMD 250 ns
MR Pullup Current MR = 0V 100 250 600 µA
PFI Input Threshold VCC = 5V 1.20 1.25 1.30 V
PFI Input Current -25 +0.01 +25 nA
PFO Output Voltage VOH ISOURCE = 800µA VCC -
1.5 V
VOL ISINK = 3.2mA 0.4
OUTPUT VOLTAGE vs. LOAD CURRENT
MAX703 toc02
IOUT (mA)
V
OUT
(V)
0.80.60.40.2
2.72
2.74
2.76
2.78
2.80
2.70
0 1.0
VCC = 0V
VBATT = +2.8V
TA = +25°C
SLOPE = 80Ω
MAX703 toc03
500ms/div
MAX703 RESET OUTPUT VOLTAGE
vs. SUPPLY VOLTAGE
OV
VCC
+5V
1V/div
+5V
1V/div
0V
VBATT = 0V
TA = +25°C
RESET
330pF
2kΩ
RESET
RESET
GND
VCC
VCC
MAX703 toc04
2µs/div
MAX703 RESET RESPONSE TIME
+5V
+5V
VCC
1V/div
+4V
0V
TA = +25ºC
RESET
30pF
10kΩ
RESET
RESET
GND
VCC
VCC
MAX703 toc05
400ns/div
POWER-FAIL COMPARATOR
RESPONSE TIME
+1.30V
+5V
+1.20V
0V
VCC = +5V
TA = +25°C
PFI
PFO
30pF
1kΩ
PFO
PFI
+5V
1.25V
MAX703 toc06
400ns/div
POWER-FAIL COMPARATOR
RESPONSE TIME
+1.20V
+1.30V
+3V
0V
PFI
PFO 30pF
PFO
1kΩ
PFI +5V
1.25V
VCC = +5V
TA = +25°C
OUTPUT VOLTAGE vs. LOAD CURRENT
MAX703 toc01
IOUT (mA)
VOUT (V)
40302010
4.80
4.85
4.90
4.95
5.00
4.75
0 50
VCC = +5V
VBATT = +2.8V
TA = +25°C
SLOPE = 5Ω
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
www.maximintegrated.com Maxim Integrated
│
3
Electrical Characteristics (continued)
Typical Operating Characteristics
Figure 2. Timing DiagramFigure 1. Block Diagram
PIN NAME FUNCTION
1VOUT Supply Output for CMOS RAM. When VCC is above the reset threshold, VOUT connects to VCC through a p-channel
MOSFET switch. When VCC is below the reset threshold, the higher of VCC or VBATT is connected to VOUT.
2VCC +5V Supply Input
3GND Ground
4PFI Power-Fail Comparator Input. When PFI is less than 1.25V, PFO goes low; otherwise PFO remains high. Connect PFI
to GND or VCC when not used.
5PFO Power-Fail Comparator Output. It goes low and sinks current when PFI is less than 1.25V; otherwise PFO remains high.
6MR Manual Reset Input. Generates a reset pulse when pulled below 0.8V. This active-low input is TTL/CMOS compatible
and can be shorted to ground with a switch. It has an internal 250µA pullup current. Leave oating when not used.
7RESET Reset Output. Remains low while VCC is below the reset threshold (4.65V for the MAX703, 4.40V for the MAX704). It
remains low for 200ms after VCC rises above the reset threshold (Figure 2) or MR goes from low to high.
8 VBATT
Backup-Battery Input. When VCC falls below the reset threshold, VBATT is switched to VOUT if VBATT is 20mV greater
than VCC. When VCC rises 20mV above VBATT, VCC is switched to VOUT. The 40mV hysteresis prevents repeated
switching if VCC falls slowly.
BATTERY-SWITCHOVER
CIRCUITRY
GND
1.25V
RESET
GENERATOR RESET
PFO
MR
VOUT
VBATT
VCC
PFI
1.25V
MAX703
MAX704
RESET
PFO*
VBATT = 3.0V
*PFO DEPENDS ON PFI EXCEPT IN BATTERY-BACKUP MODE, WHERE PFO IS LOW.
+5V
VCC
VOUT
+5V
+5V
0V
+5V
0V
0V
0V
VRST
3.0V
tRST
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
www.maximintegrated.com Maxim Integrated
│
4
Pin Description
Detailed Description
RESET Output
A μP’s reset input starts the μP in a known state.
Whenever the μP is in an unknown state, it should be held
in reset. The MAX703/MAX704 assert reset when VCC is
low, preventing code-execution errors during power-up,
power-down, or brownout conditions.
When VBATT is 2V or more, RESET is always valid,
irrespective of VCC. On power-up, as VCC rises, RESET
remains low. When VCC exceeds the reset threshold, an
internal timer holds RESET low for a time equal to the
reset pulse width (typically 200ms); after this interval,
RESET goes high (Figure 2). If a power-fail or brown-
out condition occurs (i.e., VCC drops below the reset
threshold), RESET is asserted. As long as VCC remains
below the reset threshold, the internal timer is continually
restarted, causing the RESET output to remain low. Thus,
a brownout condition that interrupts a previously initiated
reset pulse causes an additional 200ms delay from the
end of the last interruption.
Power-Fail Comparator
The PFI input is compared to an internal reference. If PFI
is less than 1.25V, PFO goes low. The power-fail com-
parator can be used as an undervoltage detector to signal
a failing power supply. In the Typical Operating Circuit,
an external voltage-divider at PFI is used to monitor the
unregulated DC voltage from which the regulated +5V
supply is derived.
The voltage-divider can be chosen so the voltage at PFI falls
below 1.25V just before the +5V regulator drops out. PFO is
then used as an interrupt to prepare the μP for power-down.
To conserve power, the power-fail comparator is turned off
and PFO is forced low when the MAX703/MAX704 enter
battery-backup mode.
Backup-Battery Switchover
In the event of a brownout or power failure, it may be nec-
essary to preserve the contents of RAM. With a backup
battery installed at VBATT, the MAX703/MAX704 auto-
matically switch RAM to backup power when VCC fails.
As long as VCC exceeds the reset threshold, VCC con-
nects to VOUT through a 5Ω p-channel MOSFET power
switch. Once VCC falls below the reset threshold, RESET
goes low and VCC or VBATT (whichever is higher) switch-
es to VOUT. Note that VBATT switches to VOUT through
an 80Ω switch only if VCC is below the resetthreshold volt-
age and VBATT is greater than VCC. When VCC exceeds
the reset threshold, it is connected to the MAX703/
MAX704 substrate, regardless of the voltage applied to
VBATT (Figure 3). During this time, diode D1 (between
VBATT and the substrate) conducts current from VBATT to
VCC if VBATT ≥ (VCC + 0.6V).
When the battery-backup mode is activated, VBATT con-
nects to VOUT. In this mode, the substrate connects to
VBATT and internal circuitry is powered from the battery
(Figure 3). Table 1 shows the status of the MAX703/
MAX704 inputs and outputs in battery-backup mode.
When VCC is below, but within, 1V of VBATT, the internal
switchover comparator draws about 30μA. Once VCC
Figure 3. Battery-Switchover Block Diagram
Table 1. Input and Output Status in
Battery-Backup Mode
SIGNAL STATUS
VCC Disconnected from VOUT.
VOUT Connected to VBATT through an internal 80Ω
p-channel MOSFET switch.
VBATT Connected to VOUT. Supply current is < 1µA
when VCC < (VBATT - 1V).
RESET Logic-low.
PFI Power-fail comparator is disabled.
PFO Logic-low.
MR Disabled.
S1 S2
D1
D3
D2
S3 S4
VBATT
SUBSTRATE
VOUT
VCC
MAX703
MAX704
CONDITION S1/S2 S1/S2
VCC > Reset Threshold Open Closed
VCC < Reset Threshold and
VCC > VBATT Open Closed
VCC < Reset Threshold and
VCC < VBATT Closed Open
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
www.maximintegrated.com Maxim Integrated
│
5
drops to more than 1V below VBATT, the internal switcho-
ver comparator shuts off and the supply current falls to
less than 1μA.
Manual Reset
The manual reset input (MR) allows RESET to be acti-
vated by a pushbutton switch. The switch is effectively
debounced by the 140ms minimum reset pulse width.
Because it is TTL/CMOS compatible, MR can be driven
by an external logic line.
Applications Information
Using a Supercap as a
Backup Power Source
Supercaps are capacitors with extremely high capaci-
tance values (on the order of 0.1 Farad). When using
supercaps, if VCC exceeds the MAX703/MAX704 reset
thresholds (4.65V and 4.40V, respectively), VBATT may
not exceed VCC by more than 0.6V. Thus, with a 5%
tolerance on VCC, VBATT should not exceed VCC (min)
+ 0.6V = 5.35V. Similarly, with a 10% tolerance on VCC,
VBATT should not exceed 5.1V.
Figure 4’s supercap circuit uses the MAX703 with a ±5%
tolerance voltage supply. In this circuit, the supercap
rapidly charges to within a diode drop of VCC. However,
the diode leakage current with trickle charge the super-
cap voltage to VCC. If VBATT = 5.25V and the power is
suddenly removed and then reapplied with VCC = 4.75V,
VBATT - VCC does not exceed the allowable 0.6V differ-
ence voltage.
Figure 5’s circuit uses the MAX704 with a ±10% tolerance
voltage supply. Note that if VCC = 5.5V and VBATT ≤ 5.1V,
the power can be suddenly removed and reapplied with
VCC = 4.5V, and VBATT - VCC will not exceed the allow-
able 0.6V voltage difference.
Batteries and Power Supplies as
Backup Power Sources
Lithium batteries work well as backup batteries because
they have very low self-discharge rates and high-energy
density. Single lithium batteries with opencircuit volt-
ages of 3.0V to 3.6V are ideal for use with the MAX703/
MAX704. Batteries with an open-circuit voltage less than
the minimum reset threshold plus 0.3V can be directly
connected to the MAX703/MAX704 VBATT input with no
additional circuitry (see the Typical Operating Circuit).
However, batteries with open-circuit voltages greater than
the reset threshold plus 0.3V cannot be used as backup
batteries, since they source current into the substrate
through diode D1 (Figure 3) when VCC is close to the
reset threshold.
Using the MAX703/MAX704 without a
Backup Power Source
If a backup power source is not used, ground VBATT
and connect VCC to VOUT. A direct connection to VCC
eliminates any voltage drop across the internal switch,
which would otherwise appear at VOUT. Alternatively, use
the MAX705–MAX708, which do not have batterybackup
capabilities.
Figure 4. Using a Supercap as a Backup Power Source with a
MAX703 and a +5V ±5% Supply
Figure 5. Using a Supercap as a Backup Power Source with
the MAX704 and a +5V ±10% Supply
Table 2. Allowable Backup-Battery
Voltages
PART MAXIMUM BACKUP-BATTERY VOLTAGE (V)
MAX703 4.80
MAX704 4.55
+5V
VCC
0.1F
VOUT
VBATT
GND
RESET TOP
TO STATIC RAM
MAX703
+5V
VCC
0.1F
VOUT
VBATT
GND
RESET TOP
TO STATIC RAM
100kΩ
MAX704
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
www.maximintegrated.com Maxim Integrated
│
6
Ensuring a Valid RESET Output
Down to VCC = 0V
When VCC falls below 1V, the MAX703/MAX704 RESET
output no longer sinks current; it becomes an open circuit.
High-impedance CMOS logic inputs can drift to unde-
termined voltages if left as open circuits. If a pulldown
resistor is added to the RESET pin as shown in Figure 6,
any stray charge or leakage currents will flow to ground,
holding RESET low. Resistor value R1 is not critical. It
should be about 100kΩ, which is large enough not to load
RESET and small enough to pull RESET to ground.
Replacing the Backup Battery
The backup battery can be removed while VCC remains
valid without triggering a reset. As long as VCC stays
above the reset threshold, battery-backup mode cannot
be entered. This is an improvement on switchover ICs
that initiate a reset when VCC and VBATT are at or near
the same voltage level (regardless of the reset threshold
voltage). If the voltage on the unconnected VBATT pin
floats up toward VCC, this condition alone cannot initiate
a reset when using the MAX703/MAX704.
Adding Hysteresis to the
Power-Fail Comparator
Hysteresis adds a noise margin to the power-fail com-
parator and prevents repeated triggering of PFO when
VIN is near the power-fail comparator trip point. Figure 7
shows how to add hysteresis to the power-fail compara-
tor. Select the ratio of R1 and R2 so that PFI sees 1.25V
when VIN falls to the desired trip point (VTRIP). Resistor
R3 adds hysteresis. It will typically be an order of magni-
tude greater than R1 or R2. The current through R1 and
R2 should be at least 1μA to ensure that the 25nA (max)
PFI input current does not shift the trip point. R3 should
be larger than 10kΩ to prevent it from loading down the
PFO pin. Capacitor C1 adds additional noise rejection.
Monitoring a Negative Voltage
The power-fail comparator can be used to monitor a
negative supply voltage using Figure 8’s circuit. When
the negative supply is valid, PFO is low. When the nega-
tive supply voltage droops, PFO goes high. This circuit’s
accuracy is affected by the PFI threshold tolerance, the
VCC voltage, and resistors R1 and R2.
Figure 6. RESET Valid to Ground Circuit
Figure 7. Adding Hysteresis to the Power-Fail Comparator Figure 8. Monitoring a Negative Voltage
VCC VOUT
VBATT RESET
R1
MAX703
MAX704
VIN
TOP
+5V
+5V
0V
0V VLVTRIP
VIN
R1
R2 R3
PFI
*OPTIONAL
C1*
VCC
GND
PFO
PFO
VH
MAX703
MAX704
12
TRIP 2
23
H1 23
RR
V 1.25 R
R ||R
V 1.25 / R R ||R
+
=
=
+
L
1 32
V 1.25 5 1.25 1.25
R RR
−−
+=
V-
+5V
+5V
0V
0V
VTRIP
V-
R1
R2
PFI
NOTE: VTRIP IS NEGATIVE
VCC
GND
PFO
PFO
MAX703
MAX704
TRIP
12
1.25 V
5 1.25
RR
−
−=
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
www.maximintegrated.com Maxim Integrated
│
7
Using the Power-Fail Comparator
to Assert Reset
In addition to asserting reset at the VCC reset thresh-
old voltage, reset can also be asserted at the PFI input
threshold voltage. Connect PFO to MR to initiate a reset
pulse when the monitored supply drops below a user-
specified threshold or when VCC falls below the reset
threshold. For additional noise rejection, place a capacitor
between PFI and GND.
Table 3. Maxim Microprocessor Supervisory Products
PART
NOMINAL
RESET
THRESHOLD
(V)
MINIMUM
RESET
PULSE
WIDTH
(ms)
NOMINAL
WATCH-
DOG
TIMEOUT
PERIOD
(s)
BACKUP-
BATTERY
SWITCH
CE
WRITE
PROTECT
POWER-FAIL
COMPARATOR
MANUAL
RESET
INPUT
WATCH-
DOG
INPUT
LOW-
LINE
OUTPUT
ACTIVE-
HIGH
RESET
BATT
ON
OUTPUT
MAX690A 4.65 140 1.6 Yes No Yes No No No No No
MAX691A 4.65 140/Adj. 1.6/Adj. Yes Yes Yes No Yes Yes Yes Yes
MAX692A 4.40 140 1.6 Yes No Yes No No No No No
MAX693A 4.40 140/Adj. 1.6/Adj. Yes Yes Yes No Yes Yes Yes Yes
MAX696 Adj. 35/Adj. 1.6/Adj. Yes No Yes No Yes Yes Yes Yes
MAX697 Adj. 35/Adj. 1.6/Adj. No Yes Yes No Yes Yes Yes No
MAX700 4.65/Adj. 200 — No No No Yes No No Yes No
MAX703 4.65 140 — Yes No Yes Yes No No No No
MAX704 4.40 140 — Yes No Yes Yes No No No No
MAX705 4.65 140 1.6 No No Yes Yes Yes No No No
MAX706 4.40 140 1.6 No No Yes Yes Yes No No No
MAX707 4.65 140 — No No Yes Yes No No Yes No
MAX708 4.40 140 — No No Yes Yes No No Yes No
MAX791 4.65 140 1.0 Yes Yes Yes Yes Yes Yes Yes Yes
MAX1232 4.50/4.75 250 0.15/
0.60/1.2 No No No Yes No No Yes No
MAX1259 — — — Yes No Yes No No No No No
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
www.maximintegrated.com Maxim Integrated
│
8
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
8 PDIP P8+1 21-0043 —
8 SO S8+2 21-0041 90-0096
8 CERDIP J8+2 21-0045 —
VCC
VOUT VBATT
GND
RESET
PFI PFO
WDI 0.065”
[1.651mm]
0.070”
[1.778mm]
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
www.maximintegrated.com Maxim Integrated
│
9
Package Information
For the latest package outline information and land patterns
(footprints), go to www.maximintegrated.com/packages. Note
that a “+”, “#”, or “-” in the package code indicates RoHS status
only. Package drawings may show a different suffix character, but
the drawing pertains to the package regardless of RoHS status.
Chip Topography
SUBSTRATE MUST BE LEFT UNCONNECTED
Revision History
REVISION
NUMBER
REVISION
DATE DESCRIPTION PAGES
CHANGED
35/14 Removed “Automotive Systems” from the Applications section 1
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.
MAX703/MAX704 Low-Cost Microprocessor Supervisory
Circuits with Battery Backup
© 2014 Maxim Integrated Products, Inc.
│
10
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
