LTC3412A
1
3412afe
ApplicAtions
nPoint-of-Load Regulation
nNotebook Computers
nPortable Instruments
nDistributed Power Systems
nHigh Efficiency: Up to 95%
n3A Output Current
nLow Quiescent Current: 64µA
nLow RDS(ON) Internal Switch: 77mΩ
n2.25V to 5.5V Input Voltage Range
nProgrammable Frequency: 300kHz to 4MHz
n±2% Output Voltage Accuracy
n0.8V Reference Allows Low Output Voltage
nSelectable Forced Continuous/Burst Mode
®
Operation
with Adjustable Burst Clamp
nSynchronizable Switching Frequency
nLow Dropout Operation: 100% Duty Cycle
nPower Good Output Voltage Monitor
nOvertemperature Protected
nAvailable in 16-Lead Exposed Pad TSSOP and
QFN Packages
typicAl ApplicAtion
Description
3A, 4MHz, Monolithic
Synchronous
Step-Down Regulator
The LTC
®
3412A is a high efficiency monolithic synchro-
nous, step-down DC/DC converter utilizing a constant
frequency, current mode architecture. It operates from
an input voltage range of 2.25V to 5.5V and provides a
regulated output voltage from 0.8V to 5V while deliver-
ing up to 3A of output current. The internal synchronous
power switch with 77mΩ on-resistance increases efficiency
and eliminates the need for an external Schottky diode.
Switching frequency is set by an external resistor or can
be synchronized to an external clock. 100% duty cycle
provides low dropout operation extending battery life in
portable systems. OPTI-LOOP
®
compensation allows the
transient response to be optimized over a wide range of
loads and output capacitors.
The LTC3412A can be configured for either Burst Mode
operation or forced continuous operation. Forced continu-
ous operation reduces noise and RF interference while
Burst Mode operation provides high efficiency by reducing
gate charge losses at light loads. In Burst Mode operation,
external control of the burst clamp level allows the output
voltage ripple to be adjusted according to the application
requirements.
FeAtures
Efficiency and Power Loss
Figure 1. 2.5V/3A Step-Down Regulator
3412A F01a
SYNC/MODE VFB
PGOOD
SW
PGND
SGND
RT
RUN/SS
ITH
SVIN
PVIN
LTC3412A
294k
22µF
COUT
100µF
×2
0.47µH VOUT
2.5V AT 3A
VIN
3.3V
1000pF
2.2M
820pF
12.1k
115k
69.8k 392k
LOAD CURRENT (A)
0.01
EFFICIENCY (%)
POWER LOSS (mW)
100
95
90
85
80
75
70
65
60
55
50
100000
10000
1000
100
10
1
0.1 1 10
3412A F01b
EFFICIENCY
POWER LOSS
L, LT, LTC, LTM, Burst Mode, OPTI-LOOP, Linear Technology and the Linear logo are registered
trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks
are the property of their respective owners. Protected by U.S. Patents including 5481178,
6580258, 6304066, 6127815, 6498466, 6611131, 6724174.
LTC3412A
2
3412afe
Absolute MAxiMuM rAtings
Input Supply Voltage .................................... –0.3V to 6V
ITH, RUN/SS, VFB, PGOOD,
SYNC/MODE Voltages ....................................–0.3 to VIN
SW Voltages ..................................–0.3V to (VIN + 0.3V)
(Note 1)
1
2
3
4
5
6
7
8
TOP VIEW
FE PACKAGE
16-LEAD PLASTIC TSSOP
16
15
14
13
12
11
10
9
SVIN
PGOOD
ITH
VFB
RT
SYNC/MODE
RUN/SS
SGND
PVIN
SW
SW
PGND
PGND
SW
SW
PVIN
17
TJMAX = 125°C, θJA = 38°C/W, θJC = 10°C/W
EXPOSED PAD (PIN 17) IS SGND, MUST BE SOLDERED TO PCB
16 15 14 13
5678
TOP VIEW
UF PACKAGE
16-LEAD (4mm × 4mm) PLASTIC QFN
9
10
11
12
4
3
2
1RUN/SS
SGND
PVIN
SW
PGOOD
SVIN
PVIN
SW
SYNC/MODE
RT
VFB
ITH
SW
PGND
PGND
SW
17
TJMAX = 125°C, θJA = 37°C/W, θJC = 5°C/W
EXPOSED PAD (PIN 17) IS GND, MUST BE CONNECTED TO PCB
pin conFigurAtion
orDer inForMAtion
LEAD FREE FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE
LTC3412AEFE#PBF LTC3412AEFE#TRPBF 3412AEFE 16-Lead Plastic TSSOP –40°C to 125°C
LTC3412AIFE#PBF LTC3412AIFE#TRPBF 3412AIFE 16-Lead Plastic TSSOP –40°C to 125°C
LTC3412AEUF#PBF LTC3412AEUF#TRPBF 3412A 16-Lead (4mm × 4mm) Plastic QFN –40°C to 125°C
LTC3412AIUF#PBF LTC3412AIUF#TRPBF 3412A 16-Lead (4mm × 4mm) Plastic QFN –40°C to 125°C
LEAD BASED FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE
LTC3412AEFE LTC3412AEFE#TR 3412AEFE 16-Lead Plastic TSSOP –40°C to 125°C
LTC3412AIFE LTC3412AIFE#TR 3412AIFE 16-Lead Plastic TSSOP –40°C to 125°C
LTC3412AMPFE LTC3412AMPFE#TR 3412AMPFE 16-Lead Plastic TSSOP –55°C to 125°C
LTC3412AEUF LTC3412AEUF#TR 3412A 16-Lead (4mm × 4mm) Plastic QFN –40°C to 125°C
LTC3412AIUF LTC3412AIUF#TR 3412A 16-Lead (4mm × 4mm) Plastic QFN –40°C to 125°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
Operating Junction Temperature Range (Notes 2, 5)
E-, I-Grades .......................................– 40°C to 125°C
MP-Grade ..........................................–55°C to 125°C
Junction Temperature (Note 5) ............................. 125°C
Lead Temperature (Soldering, 10 sec) .................. 300°C
LTC3412A
3
3412afe
electricAl chArActeristics
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LTC3412AE is guaranteed to meet performance specifications
from 0°C to 85°C. Specifications over the –40°C to 125°C operating
junction temperature range are assured by design, characterization and
correlation with statistical process controls. The LTC3412AI is guaranteed
to meet performance specifications over the –40°C to 125°C operating
junction temperature range. The LTC3412AMP is guaranteed and tested to
meet performance specifications over the full –55°C to 125°C operating
junction temperature range. Note that the maximum ambient temperature
consistent with these specifications is determined by specific operating
conditions in conjunction with board layout, the rated package thermal
resistance and other environmental factors.
The l denotes the specifications which apply over the full operating
junction temperature range, otherwise specifications are at TA ≈ TJ = 25°C. VIN = 3.3V unless otherwise specified.
Note 3: The LTC3412A is tested in a feedback loop that adjusts VFB to
achieve a specified error amplifier output voltage (ITH).
Note 4: Dynamic supply current is higher due to the internal gate charge
being delivered at the switching frequency.
Note 5: TJ is calculated from the ambient temperature TA and power
dissipation as follows: LTC3412AFE: TJ = TA + PD (38°C/W)
LTC3412AUF: TJ = TA + PD (34°C/W)
Note 6: 4MHz operation is guaranteed by design and not production tested.
Note 7: Switch on resistance is guaranteed by design and test condition in
the UF package and by final test correlation in the FE package.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
SVIN Signal Input Voltage Range 2.25 5.5 V
VFB Regulated Feedback Voltage (Note 3)
E-, I-Grades
MP-Grade
l
l
0.784
0.780
0.800
0.800
0.816
0.816
V
V
IFB Voltage Feedback Leakage Current 0.1 0.2 µA
∆VFB Reference Voltage Line Regulation VIN = 2.7V to 5.5V (Note 3) l0.04 0.2 %V
VLOADREG Output Voltage Load Regulation Measured in Servo Loop, VITH = 0.36V
Measured in Servo Loop, VITH = 0.84V
l
l
0.02
–0.02
0.2
–0.2
%
%
∆VPGOOD Power Good Range ±7.5 ±9 %
RPGOOD Power Good Pull-Down Resistance 120 200 Ω
IQInput DC Bias Current
Active Current
Sleep
Shutdown
(Note 4)
VFB = 0.78V, VITH = 1V
VFB = 1V, VITH = 0V
VRUN = 0V, VMODE = 0V
250
64
0.02
330
80
1
µA
µA
µA
fOSC Switching Frequency
Switching Frequency Range
ROSC = 294kΩ
(Note 6)
0.88
0.3
1 1.1
4
MHz
MHz
fSYNC SYNC Capture Range (Note 6) 0.3 4 MHz
RPFET RDS(ON) of P-Channel FET ISW = 1A (Note 7) 77 110 mΩ
RNFET RDS(ON) of N-Channel FET ISW = –1A (Note 7) 65 90 mΩ
ILIMIT Peak Current Limit 4.5 6 A
VUVLO Undervoltage Lockout Threshold 1.75 2 2.25 V
ILSW SW Leakage Current VRUN = 0V, VIN = 5.5V 0.1 1 µA
VRUN RUN Threshold 0.5 0.65 0.8 V
IRUN RUN/SS Leakage Current 1 µA
LTC3412A
4
3412afe
typicAl perForMAnce chArActeristics
Efficiency vs Input Voltage Efficiency vs Frequency Load Regulation
Burst Mode Operation Output Voltage Ripple
Load Step Transient Burst Mode
Operation
Efficiency vs Load Current
Efficiency vs Load Current,
Burst Mode Operation
Efficiency vs Load Current,
Forced Continuous Operation
LOAD CURRENT (A)
0.01
EFFICIENCY (%)
100
90
80
70
60
50
40
30
20
10
00.1 1 10
3412A GO1
Burst Mode
OPERATION
FORCED
CONTINUOUS
VIN = 3.3V
VOUT = 2.5V
FIGURE 4 CIRCUIT
EFFICIENCY (%)
100
95
90
85
80
75
70
65
60
55
50
LOAD CURRENT (A)
0.01 0.1 1 10
3412A GO2
VIN = 3.3V
VOUT = 2.5V
FIGURE 4 CIRCUIT
VIN = 5V
LOAD CURRENT (A)
0.01 0.1 1 10
EFFICIENCY (%)
100
90
80
70
60
50
40
30
20
10
0
3412A GO3
VOUT = 2.5V
FIGURE 4 CIRCUIT
VIN = 3.3V
VIN = 5V
INPUT VOLTAGE (V)
2.5
94
92
90
88
86
84
82
80
4.0
3412A GO4
3.0 3.5 4.5 5.0
EFFICIENCY (%)
0.1A
1A
3A
FIGURE 4 CIRCUIT
LOAD CURRENT (A)
0
∆VOUT/VOUT (%)
0
–0.1
–0.2
–0.3
–0.4
–0.5
–0.6 0.5 1.0 1.5 2.0
3412A GO6
2.5 3.0
FIGURE 4 CIRCUIT
VIN = 3.3V
3412A GO7
5µs/DIV
VOUT
20mV/DIV
INDUCTOR
CURRENT
1A/DIV
FIGURE 4 CIRCUIT
3412A GO8
5µs/DIV
FORCED
CONTINUOUS
20mV/DIV
PULSE
SKIPPING
20mV/DIV
BURST
MODE
20mV/DIV
VIN = 3.3V
VOUT = 2.5V
FIGURE 4 CIRCUIT
3412A GO9
40µs/DIV
VOUT
100mV/DIV
INDUCTOR
CURRENT
2A/DIV
VIN = 3.3V
VOUT = 2.5V
F = 1MHz
LOAD STEP = 50mA TO 2A
FIGURE 4 CIRCUIT
LTC3412A
5
3412afe
typicAl perForMAnce chArActeristics
Switch On-Resistance
vs Input Voltage
Switch On-Resistance
vs Temperature
Switch Leakage Current
vs Input Voltage
Frequency vs ROSC Frequency vs Input Voltage Frequency vs Temperature
Load Step Transient Forced
Continuous Start-Up Transient VREF vs Temperature
INPUT VOLTAGE (V)
2.5
ON-RESISTANCE (mΩ)
100
95
90
85
80
75
70
65
60
55
50 4.5
3412A G13
3.0 3.5 4.0 5.0
PFET
NFET
TEMPERATURE (°C)
ON-RESISTANCE (mΩ)
3412A G14
120
100
80
60
40
20
0
–40 040 60
–20 20 80 100 120
PFET
NFET
VIN = 3.3V
INPUT VOLTAGE (V)
2.5
SWITCH LEAKAGE CURRENT (nA)
3.0 3.5 4.0 4.5
3412A G15
5.0
50
45
40
35
30
25
20
15
10
5
0
5.5
PFET
NFET
ROSC (kΩ)
40
FREQUENCY (kHz)
5000
4500
4000
3500
3000
2500
2000
1500
1000
500
0240 440 540 940
3412A G16
140 340 640 740 840
VIN = 3.3V
2.5 4.5
3.0 3.5 4.0 5.55.0
INPUT VOLTAGE (V)
FREQUENCY (kHz)
1060
1050
1040
1030
1020
1010
1000
990
3412A G17
ROSC = 294k
TEMPERATURE (°C)
–40
FREQUENCY (kHz)
1020
1015
1010
1005
1000
995
990
985
980
975
970
040 60
3412A G18
–20 20 80 100 120
VIN = 3.3V
ROSC = 294k
TEMPERATURE (°C)
–45
VREF (V)
75
0.7975
0.7970
0.7965
0.7960
0.7955
0.7950
0.7945
0.7940
0.7935
0.7930
3412A G12
–25 –5 15 35 55 95 115
VIN = 3.3V
3412A G10
40µs/DIV
VOUT
100mV/DIV
INDUCTOR
CURRENT
2A/DIV
VIN = 3.3V
VOUT =2.5V
f = 1MHz
LOAD STEP = 0A TO 3A
FIGURE 4 CIRCUIT
3412A G11
1ms/DIV
VOUT
2V/DIV
RUN/SS
2V/DIV
INDUCTOR
CURRENT
2A/DIV
VIN = 3.3V
VOUT =2.5V
LOAD STEP = 2A
FIGURE 4 CIRCUIT
LTC3412A
6
3412afe
typicAl perForMAnce chArActeristics
Minimum Peak Inductor Current
vs Burst Clamp Voltage Peak Current vs Input Voltage
Quiescent Current
vs Input Voltage Quiescent Current vs Temperature
INPUT VOLTAGE (V)
QUIESCENT CURRENT (µA)
350
300
250
200
150
100
50
0
3412A G19
2.5 3.0 3.5 4.0 4.5 5.0 5.5
ACTIVE
SLEEP
QUIESCENT CURRENT (µA)
350
300
250
200
150
100
50
0
TEMPERATURE (°C)
–40 80
3412A G20
0 40 120–20 20 60 100
ACTIVE
SLEEP
VIN = 3.3V
VBURST (V)
0.1 0.2
MAXIMUM PEAK INDUCTOR CURRENT (mA)
0.3 0.50.4 0.6 0.7
3412A G21
4000
3500
3000
2500
2000
1500
1000
500
0
INPUT VOLTAGE (V)
2.25 2.75
PEAK INDUCTOR CURRENT (A)
3.25 4.253.75 4.75
3412A G22
8.0
7.5
7.0
6.5
6.0
5.5
5.0
4.5
4.0
LTC3412A
7
3412afe
pin Functions
SVIN (Pin 1/Pin 11): Signal Input Supply. Decouple this
pin to SGND with a capacitor.
PGOOD (Pin 2/Pin 12): Power Good Output. Open-drain
logic output that is pulled to ground when the output volt-
age is not within ±7.5% of regulation point.
ITH (Pin 3/Pin 13): Error Amplifier Compensation Point.
The current comparator threshold increases with this
control voltage. Nominal voltage range for this pin is from
0.2V to 1.4V with 0.4V corresponding to the zero-sense
voltage (zero current).
VFB (Pin 4/Pin 14): Feedback Pin. Receives the feedback
voltage from a resistive divider connected across the
output.
RT (Pin 5/Pin 15): Oscillator Resistor Input. Connecting
a resistor to ground from this pin sets the switching
frequency.
SYNC/MODE (Pin 6/Pin 16): Mode Select and External
Clock Synchronization Input. To select forced continuous,
tie to SVIN. Connecting this pin to a voltage between 0V
and 1V selects Burst Mode operation with the burst clamp
set to the pin voltage.
RUN/SS (Pin 7/Pin 1): Run Control and Soft-Start Input.
Forcing this pin below 0.5V shuts down the LTC3412A.
In shutdown all functions are disabled drawing <1µA of
supply current. A capacitor to ground from this pin sets
the ramp time to full output current.
SGND (Pin 8/Pin 2): Signal Ground. All small-signal com-
ponents, compensation components and the exposed pad
on the bottom side of the IC should connect to this ground,
which in turn connects to PGND at one point.
PVIN (Pins 9, 16/Pins 3, 10): Power Input Supply. Decouple
this pin to PGND with a capacitor.
SW (Pins 10, 11, 14, 15/Pins 4, 5, 8, 9): Switch Node
Connection to the Inductor. This pin connects to the drains
of the internal main and synchronous power MOSFET
switches.
PGND (Pins 12, 13/Pins 6, 7): Power Ground. Connect
this pin close to the (–) terminal of CIN and COUT
.
Exposed Pad (Pin 17/Pin 17): Signal Ground. Must be
soldered to PCB for electrical connection and rated thermal
performance.
(FE/UHF)
LTC3412A
8
3412afe
FunctionAl block DiAgrAM
operAtion
–
+
2
7
4–
+
+
–
–
+
0.74V
ERROR
AMPLIFIER
SYNC/MODE BURST
COMPARATOR
BCLAMP
NMOS
CURRENT
COMPARATOR
PMOS CURRENT
COMPARATOR
REVERSE
CURRENT
COMPARATOR
0.86V
RUNRUN/SS
15
13
12
14
11
SW
P-CH
N-CH
10
PGOOD
3
ITH
VFB
0.8V
5
RT
6
SYNC/MODE
3412 FBD
16
PVIN
98
SGND
1
SVIN
SLOPE
COMPENSATION
VOLTAGE
REFERENCE
OSCILLATOR
LOGIC
SLOPE
COMPENSATION
RECOVERY
–
+
–
+
+
–
PGND
+
–
Main Control Loop
The LTC3412A is a monolithic, constant-frequency, current
mode step-down DC/DC converter. During normal opera-
tion, the internal top power switch (P-channel MOSFET) is
turned on at the beginning of each clock cycle. Current in
the inductor increases until the current comparator trips
and turns off the top power MOSFET. The peak inductor
current at which the current comparator shuts off the top
power switch is controlled by the voltage on the ITH pin.
The error amplifier adjusts the voltage on the ITH pin by
comparing the feedback signal from a resistor divider on
the VFB pin with an internal 0.8V reference. When the load
current increases, it causes a reduction in the feedback
voltage relative to the reference. The error amplifier raises
the ITH voltage until the average inductor current matches
the new load current. When the top power MOSFET shuts
off, the synchronous power switch (N-channel MOSFET)
turns on until either the bottom current limit is reached or
the beginning of the next clock cycle. The bottom current
limit is set at –1.3A for forced continuous mode and 0A
for Burst Mode operation.
LTC3412A
9
3412afe
operAtion
The operating frequency is externally set by an external
resistor connected between the RT pin and ground. The
practical switching frequency can range from 300kHz to
4MHz.
Overvoltage and undervoltage comparators will pull the
PGOOD output low if the output voltage comes out of
regulation by ±7.5%. In an overvoltage condition, the top
power MOSFET is turned off and the bottom power MOSFET
is switched on until either the overvoltage condition clears
or the bottom MOSFET’s current limit is reached.
Forced Continuous Mode
Connecting the SYNC/MODE pin to SVIN will disable Burst
Mode operation and force continuous current operation.
At light loads, forced continuous mode operation is less
efficient than Burst Mode operation, but may be desirable in
some applications where it is necessary to keep switching
harmonics out of a signal band. The output voltage ripple
is minimized in this mode.
Burst Mode Operation
Connecting the SYNC/MODE pin to a voltage in the range
of 0V to 1V enables Burst Mode operation. In Burst Mode
operation, the internal power MOSFETs operate intermit-
tently at light loads. This increases efficiency by minimiz-
ing switching losses. During Burst Mode operation, the
minimum peak inductor current is externally set by the
voltage on the SYNC/MODE pin and the voltage on the ITH
pin is monitored by the burst comparator to determine
when sleep mode is enabled and disabled. When the
average inductor current is greater than the load current,
the voltage on the ITH pin drops. As the ITH voltage falls
below 150mV, the burst comparator trips and enables
sleep mode. During sleep mode, the top power MOSFET
is held off and the ITH pin is disconnected from the output
of the error amplifier. The majority of the internal circuitry
is also turned off to reduce the quiescent current to 64µA
while the load current is solely supplied by the output
capacitor. When the output voltage drops, the ITH pin is
reconnected to the output of the error amplifier and the
top power MOSFET along with all the internal circuitry is
switched back on. This process repeats at a rate that is
dependent on the load demand.
Pulse-skipping operation is implemented by connecting
the SYNC/MODE pin to ground. This forces the burst
clamp level to be at 0V. As the load current decreases, the
peak inductor current will be determined by the voltage
on the ITH pin until the ITH voltage drops below 400mV. At
this point, the peak inductor current is determined by the
minimum on-time of the current comparator. If the load
demand is less than the average of the minimum on-time
inductor current, switching cycles will be skipped to keep
the output voltage in regulation.
Frequency Synchronization
The internal oscillator of the LTC3412A can be synchro-
nized to an external clock connected to the SYNC/MODE
pin. The frequency of the external clock can be in the
range of 300kHz to 4MHz. For this application, the oscil-
lator timing resistor should be chosen to correspond to
a frequency that is 25% lower than the synchronization
frequency. During synchronization, the burst clamp is set
to 0V, and each switching cycle begins at the falling edge
of the clock signal.
Dropout Operation
When the input supply voltage decreases toward the output
voltage, the duty cycle increases toward the maximum
on-time. Further reduction of the supply voltage forces
the main switch to remain on for more than one cycle
eventually reaching 100% duty cycle. The output voltage
will then be determined by the input voltage minus the
voltage drop across the internal P-channel MOSFET and
the inductor.
Low Supply Operation
The LTC3412A is designed to operate down to an input
supply voltage of 2.25V. One important consideration at low
input supply voltages is that the RDS(ON) of the P-channel
and N-channel power switches increases. The user should
calculate the power dissipation when the LTC3412A is used
at 100% duty cycle with low input voltages to ensure that
thermal limits are not exceeded.
LTC3412A
10
3412afe
ApplicAtions inForMAtion
Slope Compensation and Inductor Peak Current
Slope compensation provides stability in constant fre-
quency architectures by preventing subharmonic oscilla-
tions at duty cycles greater than 50%. It is accomplished
internally by adding a compensating ramp to the inductor
current signal at duty cycles in excess of 40%. Normally,
the maximum inductor peak current is reduced when
slope compensation is added. In the LTC3412A, however,
slope compensation recovery is implemented to keep the
maximum inductor peak current constant throughout the
range of duty cycles. This keeps the maximum output
current relatively constant regardless of duty cycle.
Short-Circuit Protection
When the output is shorted to ground, the inductor cur-
rent decays very slowly during a single switching cycle.
To prevent current runaway from occurring, a secondary
current limit is imposed on the inductor current. If the
inductor valley current increases larger than 4.4A, the top
power MOSFET will be held off and switching cycles will
be skipped until the inductor current is reduced.
The basic LTC3412A application circuit is shown in Fig-
ure 1. External component selection is determined by the
maximum load current and begins with the selection of
the operating frequency and inductor value followed by
CIN and COUT
.
Operating Frequency
Selection of the operating frequency is a trade-off between
efficiency and component size. High frequency operation
allows the use of smaller inductor and capacitor values.
Operation at lower frequencies improves efficiency by
reducing internal gate charge losses but requires larger
inductance values and/or capacitance to maintain low
output ripple voltage.
The operating frequency of the LTC3412A is determined
by an external resistor that is connected between pin RT
and ground. The value of the resistor sets the ramp current
that is used to charge and discharge an internal timing
capacitor within the oscillator and can be calculated by
using the following equation:
ROSC =3.08 • 1011
fΩ
( )
– 10kΩ
Although frequencies as high as 4MHz are possible, the
minimum on-time of the LTC3412A imposes a minimum
limit on the operating duty cycle. The minimum on-time
is typically 110ns; therefore, the minimum duty cycle is
equal to 100 • 110ns • f(Hz).
Inductor Selection
For a given input and output voltage, the inductor value
and operating frequency determine the ripple current. The
ripple current ∆IL increases with higher VIN or VOUT and
decreases with higher inductance.
ΔIL=VOUT
fL
⎛
⎝
⎜⎞
⎠
⎟1– VOUT
VIN
⎛
⎝
⎜⎞
⎠
⎟
Having a lower ripple current reduces the core losses in
the inductor, the ESR losses in the output capacitors, and
the output voltage ripple. Highest efficiency operation is
achieved at low frequency with small ripple current. This,
however, requires a large inductor.
A reasonable starting point for selecting the ripple current
is ∆IL = 0.4(IMAX). The largest ripple current occurs at the
highest VIN. To guarantee that the ripple current stays
below a specified maximum, the inductor value should
be chosen according to the following equation:
L=VOUT
fΔIL(MAX)
⎛
⎝
⎜⎞
⎠
⎟1– VOUT
VIN(MAX)
⎛
⎝
⎜⎞
⎠
⎟
The inductor value will also have an effect on Burst Mode
operation. The transition to low current operation begins
when the peak inductor current falls below a level set by
the burst clamp. Lower inductor values result in higher
ripple current which causes this to occur at lower load
currents. This causes a dip in efficiency in the upper
range of low current operation. In Burst Mode operation,
lower inductance values will cause the burst frequency
to increase.
Inductor Core Selection
Once the value for L is known, the type of inductor must
be selected. Actual core loss is independent of core size
for a fixed inductor value, but it is very dependent on the
inductance selected. As the inductance increases, core
losses decrease. Unfortunately, increased inductance
requires more turns of wire and therefore copper losses
will increase.
LTC3412A
11
3412afe
ApplicAtions inForMAtion
Ferrite designs have very low core losses and are pre-
ferred at high switching frequencies, so design goals can
concentrate on copper loss and preventing saturation.
Ferrite core material saturates “hard,” which means that
inductance collapses abruptly when the peak design current
is exceeded. This results in an abrupt increase in inductor
ripple current and consequent output voltage ripple. Do
not allow the core to saturate!
Different core materials and shapes will change the size/cur-
rent and price/current relationship of an inductor. Toroid
or shielded pot cores in ferrite or permalloy materials are
small and don’t radiate much energy, but generally cost
more than powdered iron core inductors with similar
characteristics. The choice of which style inductor to use
mainly depends on the price verus size requirements and
any radiated field/EMI requirements. New designs for
surface mount inductors are available from Coiltronics,
Coilcraft, Toko and Sumida.
CIN and COUT Selection
The input capacitance, CIN, is needed to filter the trapezoidal
wave current at the source of the top MOSFET. To prevent
large voltage transients from occurring, a low ESR input
capacitor sized for the maximum RMS current should be
used. The maximum RMS current is given by:
IRMS =IOUT(MAX)
VOUT
VIN
VIN
VOUT
– 1
This formula has a maximum at VIN = 2VOUT
, where
IRMS = IOUT/2. This simple worst-case condition is com-
monly used for design because even significant deviations
do not offer much relief. Note that ripple current ratings
from capacitor manufacturers are often based on only
2000 hours of life which makes it advisable to further
derate the capacitor, or choose a capacitor rated at a higher
temperature than required. Several capacitors may also
be paralleled to meet size or height requirements in the
design. For low input voltage applications, sufficient bulk
input capacitance is needed to minimize transient effects
during output load changes.
The selection of COUT is determined by the effective series
resistance (ESR) that is required to minimize voltage ripple
and load step transients as well as the amount of bulk
capacitance that is necessary to ensure that the control
loop is stable. Loop stability can be checked by viewing
the load transient response as described in a later section.
The output ripple, ∆VOUT
, is determined by:
ΔVOUT ≤ ΔILESR +1
8fCOUT
⎛
⎝
⎜⎞
⎠
⎟
The output ripple is highest at maximum input voltage
since ∆IL increases with input voltage. Multiple capacitors
placed in parallel may be needed to meet the ESR and
RMS current handling requirements. Dry tantalum, special
polymer, aluminum electrolytic, and ceramic capacitors are
all available in surface mount packages. Special polymer
capacitors offer very low ESR but have lower capacitance
density than other types. Tantalum capacitors have the
highest capacitance density but it is important to only
use types that have been surge tested for use in switching
power supplies. Aluminum electrolytic capacitors have
significantly higher ESR, but can be used in cost-sensitive
applications provided that consideration is given to ripple
current ratings and long-term reliability. Ceramic capaci-
tors have excellent low ESR characteristics but can have
a high voltage coefficient and audible piezoelectric effects.
The high Q of ceramic capacitors with trace inductance
can also lead to significant ringing.
Using Ceramic Input and Output Capacitors
Higher values, lower cost ceramic capacitors are now
becoming available in smaller case sizes. Their high ripple
current, high voltage rating and low ESR make them ideal
for switching regulator applications. However, care must
be taken when these capacitors are used at the input and
output. When a ceramic capacitor is used at the input and
the power is supplied by a wall adapter through long wires,
a load step at the output can induce ringing at the input,
VIN. At best, this ringing can couple to the output and be
mistaken as loop instability. At worst, a sudden inrush
of current through the long wires can potentially cause a
voltage spike at VIN large enough to damage the part.
When choosing the input and output ceramic capacitors,
choose the X5R or X7R dielectric formulations. These
dielectrics have the best temperature and voltage charac-
teristics of all the ceramics for a given value and size.
LTC3412A
12
3412afe
ApplicAtions inForMAtion
Output Voltage Programming
The output voltage is set by an external resistive divider
according to the following equation:
VOUT =0.8V 1+R2
R1
⎛
⎝
⎜⎞
⎠
⎟
The resistive divider allows pin VFB to sense a fraction of
the output voltage as shown in Figure 2.
The value for IBURST is determined by the desired amount
of output voltage ripple. As the value of IBURST increases,
the sleep period between pulses and the output voltage
ripple increase. The burst clamp voltage, VBURST
, can be
set by a resistor divider from the VFB pin to the SGND pin
as shown in Figure 1.
Pulse skipping, which is a compromise between low out-
put voltage ripple and efficiency, can be implemented by
connecting pin SYNC/MODEto ground. This sets IBURST to
0A. In this condition, the peak inductor current is limited
by the minimum on-time of the current comparator. The
lowest output voltage ripple is achieved while still operat-
ing discontinuously. During very light output loads, pulse
skipping allows only a few switching cycles to be skipped
while maintaining the output voltage in regulation.
Frequency Synchronization
The LTC3412A’s internal oscillator can be synchronized
to an external clock signal. During synchronization, the
top MOSFET turn-on is locked to the falling edge of the
external frequency source. The synchronization frequency
range is 300kHz to 4MHz. Synchronization only occurs if
the external frequency is greater than the frequency set
by the external resistor. Because slope compensation
is generated by the oscillator’s RC circuit, the external
frequency should be set 25% higher than the frequency
set by the external resistor to ensure that adequate slope
compensation is present.
Soft-Start
The RUN/SS pin provides a means to shut down the
LTC3412A as well as a timer for soft-start. Pulling the
RUN/SS pin below 0.5V places the LTC3412A in a low
quiescent current shutdown state (IQ < 1µA).
The LTC3412A contains an internal soft-start clamp that
gradually raises the clamp on ITH after the RUN/SS pin is
pulled above 2V. The full current range becomes available
on ITH after 1024 switching cycles. If a longer soft-start
period is desired, the clamp on ITH can be set externally
with a resistor and capacitor on the RUN/SS pin as shown
in Figure 1. The soft-start duration can be calculated by
using the following formula:
tSS =RSS CSS ln VIN
VIN – 1.8V
⎛
⎝
⎜⎞
⎠
⎟(SECONDS)
Burst Clamp Programming
If the voltage on the SYNC/MODE pin is less than VIN by
1V, Burst Mode operation is enabled. During Burst Mode
Operation, the voltage on the SYNC/MODE pin determines
the burst clamp level, which sets the minimum peak
inductor current, IBURST
. To select the burst clamp level,
use the graph of Minimum Peak Inductor Current vs Burst
Clamp Voltage in the Typical Performance Characteristics
section.
VBURST is the voltage on the SYNC/MODE pin. IBURST
can only be programmed in the range of 0A to 6A. For
values of VBURST greater than 1V, IBURST is set at 6A. For
values of VBURST less than 0.4V, IBURST is set at 0A. As
the output load current drops, the peak inductor currents
decrease to keep the output voltage in regulation. When
the output load current demands a peak inductor current
that is less than IBURST
, the burst clamp will force the peak
inductor current to remain equal to IBURST regardless of
further reductions in the load current. Since the average
inductor current is greater than the output load current,
the voltage on the ITH pin will decrease. When the ITH
voltage drops to 150mV, sleep mode is enabled in which
both power MOSFETs are shut off along with most of the
circuitry to minimize power consumption. All circuitry is
turned back on and the power MOSFETs begin switching
again when the output voltage drops out of regulation.
Figure 2. Setting the Output Voltage
3412A F02
LTC3412A
VFB
SGND
VOUT
R2
R1
LTC3412A
13
3412afe
ApplicAtions inForMAtion
Efficiency Considerations
The efficiency of a switching regulator is equal to the output
power divided by the input power times 100%. It is often
useful to analyze individual losses to determine what is
limiting the efficiency and which change would produce
the most improvement. Efficiency can be expressed as:
Efficiency = 100% – (L1 + L2 + L3 + ...)
where L1, L2, etc. are the individual losses as a percent-
age of input power.
Although all dissipative elements in the circuit produce
losses, two main sources usually account for most of the
losses: VIN quiescent current and I2R losses.
The VIN quiescent current loss dominates the efficiency loss
at very low load currents whereas the I2R loss dominates
the efficiency loss at medium to high load currents. In a
typical efficiency plot, the efficiency curve at very low load
currents can be misleading since the actual power lost is
of no consequence.
1. The VIN quiescent current is due to two components: the
DC bias current as given in the electrical characteristics
and the internal main switch and synchronous switch
gate charge currents. The gate charge current results
from switching the gate capacitance of the internal power
MOSFET switches. Each time the gate is switched from
high to low to high again, a packet of charge dQ moves
from VIN to ground. The resulting dQ/dt is the current
out of VIN that is typically larger than the DC bias cur-
rent. In continuous mode, IGATECHG = f(QT + QB) where
QT and QB are the gate charges of the internal top and
bottom switches. Both the DC bias and gate charge
losses are proportional to VIN; thus, their effects will
be more pronounced at higher supply voltages.
2. I2R losses are calculated from the resistances of the
internal switches, RSW
, and external inductor RL. In
continuous mode the average output current flowing
through inductor L is “chopped” between the main
switch and the synchronous switch. Thus, the series
resistance looking into the SW pin is a function of both
top and bottom MOSFET RDS(ON) and the duty cycle
(DC) as follows:
RSW = (RDS(ON)TOP)(DC) + (RDS(ON)BOT)(1 – DC)
The RDS(ON) for both the top and bottom MOSFETs can be
obtained from the Typical Performance Characteristics
curves. To obtain I2R losses, simply add RSW to RL and mul-
tiply the result by the square of the average output current.
Other losses including CIN and COUT ESR dissipative losses
and inductor core losses generally account for less than
2% of the total loss.
Thermal Considerations
In most applications, the LTC3412A does not dissipate
much heat due to its high efficiency.
However, in applications where the LTC3412A is running
at high ambient temperature with low supply voltage and
high duty cycles, such as in dropout, the heat dissipated
may exceed the maximum junction temperature of the part.
If the junction temperature reaches approximately 150°C,
both power switches will be turned off and the SW node
will become high impedance.
To avoid the LTC3412A from exceeding the maximum junc-
tion temperature, the user will need to do some thermal
analysis. The goal of the thermal analysis is to determine
whether the power dissipated exceeds the maximum junction
temperature of the part. The temperature rise is given by:
tr = (PD)(θJA)
where PD is the power dissipated by the regulator and θJA
is the thermal resistance from the junction of the die to
the ambient temperature. For the 16-lead exposed TSSOP
package, the θJA is 38°C/W. For the 16-lead QFN package
the θJA is 34°C/W.
The junction temperature, TJ, is given by:
TJ = TA + tr
where TA is the ambient temperature.
Note that at higher supply voltages, the junction tempera-
ture is lower due to reduced switch resistance (RDS(ON)).
To maximize the thermal performance of the LTC3412A,
the Exposed Pad should be soldered to a ground plane.
Checking Transient Response
The regulator loop response can be checked by looking
at the load transient response. Switching regulators take
several cycles to respond to a step in load current.
LTC3412A
14
3412afe
When a load step occurs, VOUT immediately shifts by an
amount equal to ∆ILOAD(ESR), where ESR is the effective
series resistance of COUT
. ∆ILOAD also begins to charge or
discharge COUT generating a feedback error signal used by
the regulator to return VOUT to its steady-state value. During
this recovery time, VOUT can be monitored for overshoot
or ringing that would indicate a stability problem. The ITH
pin external components and output capacitor shown in
Figure 1 will provide adequate compensation for most
applications.
Design Example
As a design example, consider using the LTC3412A in an
application with the following specifications:
VIN = 3.3V, VOUT = 2.5V, IOUT(MAX) = 3A,
IOUT(MIN) = 100mA, f = 1MHz.
Because efficiency is important at both high and low load
current, Burst Mode operation will be utilized.
First, calculate the timing resistor:
R k k
OSC = =
3 08 10
1 10
10 298
11
6
. •
•
–
Use a standard value of 294k. Next, calculate the inductor
value for about 40% ripple current at maximum VIN:
L=2.5V
(1MHz)(1.2A)
⎛
⎝
⎜⎞
⎠
⎟1– 2.5V
3.3V
⎛
⎝
⎜⎞
⎠
⎟=0.51µH
Using a 0.47µH inductor results in a maximum ripple
current of:
ΔIL=2.5V
(1MHz)(0.47µH)
⎛
⎝
⎜⎞
⎠
⎟1– 2.5V
3.3V
⎛
⎝
⎜⎞
⎠
⎟=1.29A
COUT will be selected based on the ESR that is required to
satisfy the output voltage ripple requirement and the bulk
capacitance needed for loop stability. For this design, two
100µF ceramic capacitors will be used.
CIN should be sized for a maximum current rating of:
IRMS =(3A) 2.5V
3.3V
⎛
⎝
⎜⎞
⎠
⎟3.3V
2.5V – 1=1.29ARMS
Decoupling the PVIN and SVIN pins with two 22µF capaci-
tors is adequate for most applications.
The burst clamp and output voltage can now be pro-
grammed by choosing the values of R1, R2 and R3. The
voltage on pin MODE will be set to 0.50V by the resistor
divider consisting of R2 and R3. According to the graph
of Minimum Peak Inductor Current vs Burst Clamp Volt-
age in the Typical Performance Characteristics section, a
burst clamp voltage of 0.5V will set the minimum inductor
current, IBURST
, to approximately 1.1A.
If we set the sum of R2 and R3 to 185k, then the following
equations can be solved:
R R k
R
R
V
V
2 3 185
12
3
0 8
0 50
+ =
+ = .
.
The two equations shown above result in the following
values for R2 and R3: R2 = 69.8k , R3 = 115k. The value
of R1 can now be determined by solving the following
equation.
11
185
2 5
0 8
1 392
+ =
=
R
k
V
V
R k
.
.
A value of 392k will be selected for R1. Figure 4 shows
the complete schematic for this design example.
PC Board Layout Checklist
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of
the LTC3412A. Check the following in your layout:
1. A
ground plane is recommended. If a ground plane layer
is not used, the signal and power grounds should be
segregated with all small signal components returning
to the SGND pin at one point which is then connected
to the PGND pin close to the LTC3412A.
2. Connect the (+) terminal of the input capacitor(s), CIN, as
close as possible to the PVIN pin. This capacitor provides
the AC current into the internal power MOSFETs.
ApplicAtions inForMAtion
LTC3412A
15
3412afe
ApplicAtions inForMAtion
3. Keep the switching node, SW, away from all sensitive
small-signal nodes.
4. Flood all unused areas on all layers with copper. Flooding
with copper will reduce the temperature rise of power
components. You can connect the copper areas to any
DC net (PVIN, SVIN, VOUT
, PGND, SGND, or any other
DC rail in your system).
5. Connect the VFB pin directly to the feedback resistors.
The resistor divider must be connected between VOUT
and SGND.
Figure 4. 3.3V to 2.5V, 3A Regulator at 1MHz, Burst Mode Operation
Figure 3. LTC3412A Layout Diagram
Top Bottom
8SGND
CSS
1000pF X7R
CC
47pF
*
**
VISHAY IHLP-2525CZ-01
TDK 4532X5R0J107M
7
RSS
2.2M
RUN
6SYNC/MODE
ROSC
294k
5RT
R2
69.8k
4
R3
115k
VFB
RITH
17.4k 3
CITH 330pF X7R
ITH
2PGOODPGOOD
1SVIN
9
PVIN
10
SW
11
SW
12
PGND
LTC3412A
EFE 13 L1*
0.47µH
PGND
14
SW
15
SW
16
PVIN
CIN2
22µF
X5R 6.3V
CIN1
22µF
COUT**
100µF
×2
VOUT
2.5V
3A
VIN
3.3V
GND
3412 F04
R1 392k CIN3**
100µF
RPG
100k
CFF 22pF X5R
LTC3412A
16
3412afe
typicAl ApplicAtions
1.2V, 3A, 1.5MHz 1mm Height Regulator Using All Ceramic Capacitors
1.8V, 3A Step-Down Regulator at 1MHz, Burst Mode Operation
2SGND
CSS
1000pF X7R
1
RSS
2.2M
RUN
16 SYNC/MODE
ROSC
196k
15 RT
R2
187k
14 VFB
RITH
6.34k 13
CITH 1000pF X7R
ITH
12 PGOODPGOOD
11 SVIN
3
PVIN
4
SW
5
SW
6
PGND
LTC3412A
EUF 7 L1*
0.47µH
PGND
8
SW
9
SW
10
PVIN
C1 22pF X5R
CIN2
10µF
X5R 6.3V
CIN1
10µF
X5R 6.3V
COUT**
22µF
X3
VOUT
1.2V
3A
VIN
3.3V
GND
3412 TA01
R1 95.3k
*
**
COOPER SD10-R47
TAIYO YUDEN AMK212BJ226MD-B
CC
22pF
RPG
100k
8SGND
CSS
1000pF X7R
7
RSS
2.2M RUN
6SYNC/MODE
ROSC
294k
5RT
R2
69.8k
R3
115k
4VFB
RITH
15k 3
CITH 820pF X7R
ITH
2PGOODPGOOD
1SVIN
9
PVIN
10
SW
11
SW
12
PGND
LTC3412A
EFE 13
PGND
14
SW
15
SW
16
PVIN
CIN2
22µF
X5R 6.3V
CIN1
22µF
X5R 6.3V
COUT**
100µF
×3
VOUT
1.8V
3A
VIN
2.5V
GND
R1 232k
3412 TA02
L1
0.47µH*
*
**
VISHAY IHLP-2525CZ-01
TDK C4532X5R0J107M
C2
47pF
C1 47pF X5R
RPG
100k
CIN3**
100µF
LTC3412A
17
3412afe
typicAl ApplicAtions
3.3V, 3A Step-Down Regulator at 2MHz, Forced Continuous Mode Operation
2.5V, 3A Step-Down Regulator Synchronized to 1.8MHz
8SGND
CSS
1000pF X7R
7
RSS
2.2M
RUN
6SYNC/MODE
ROSC
137k
5RT
R2
200k
4
VFB
RITH
7.5k 3
CITH 820pF X7R
ITH
2PGOODPGOOD
1SVIN
9
PVIN
10
SW
11
SW
12
PGND
LTC3412A
EFE 13
PGND
14
SW
15
SW
16
PVIN
CIN2
22µF
X5R 6.3V
CIN1
22µF
X5R 6.3V
COUT**
100µF
×2
VOUT
3.3V
3A
VIN
5V
GND
R1 634k
3412 TA03
L1*
0.47µH
*
**
VISHAY IHLP-2525CZ-01
TDK C4532X5R0J107M
CC
47pF
C1 22pF X5R
CIN3**
100µF
RPG
100k
8SGND
CSS
1000pF X7R
7
RSS
2.2M
RUN
6SYNC/MODE
1.8MHz
EXT CLOCK
ROSC 182k
5RT
R2 162k
4VFB
RITH
6.49k
RPG
100k
3
CITH 220pF X7R
ITH
2PGOODPGOOD
1SVIN
9
PVIN
10
SW
11
SW
12
PGND
LTC3412A
EFE 13 L1*
0.47µH
PGND
14
SW
15
SW
16
PVIN
CIN2
22µF
X5R 6.3V
CIN1
22µF
X5R 6.3V
COUT**
150µF
VOUT
1.5V
3A
VIN
3.3V
GND
R1 392k
3412 TA04
*
**
COOPER SD20-R47
SANYO POSCAP 4TPE150MAZB
CC 22pF
C1 22pF X5R
+
LTC3412A
18
3412afe
pAckAge Description
FE16 (BA) TSSOP 0204
0.09 – 0.20
(.0035 – .0079)
0° – 8°
0.25
REF
0.50 – 0.75
(.020 – .030)
4.30 – 4.50*
(.169 – .177)
1 3 4 5678
10 9
4.90 – 5.10*
(.193 – .201)
16 1514 13 12 11
1.10
(.0433)
MAX
0.05 – 0.15
(.002 – .006)
0.65
(.0256)
BSC
2.74
(.108)
2.74
(.108)
0.195 – 0.30
(.0077 – .0118)
TYP
2
MILLIMETERS
(INCHES) *DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.150mm (.006") PER SIDE
NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN
RECOMMENDED SOLDER PAD LAYOUT
3. DRAWING NOT TO SCALE
0.45 ±0.05
0.65 BSC
4.50 ±0.10
6.60 ±0.10
1.05 ±0.10
2.74
(.108)
2.74
(.108)
SEE NOTE 4
4. RECOMMENDED MINIMUM PCB METAL SIZE
FOR EXPOSED PAD ATTACHMENT
6.40
(.252)
BSC
4.00 ± 0.10
(4 SIDES)
NOTE:
1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGC)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
ON THE TOP AND BOTTOM OF PACKAGE
PIN 1
TOP MARK
(NOTE 6)
0.55 ± 0.20
1615
1
2
BOTTOM VIEW—EXPOSED PAD
2.15 ± 0.10
(4-SIDES)
0.75 ± 0.05 R = 0.115
TYP
0.30 ± 0.05
0.65 BSC
0.200 REF
0.00 – 0.05
(UF16) QFN 10-04
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
0.72 ±0.05
0.30 ±0.05
0.65 BSC
2.15 ± 0.05
(4 SIDES)
2.90 ± 0.05
4.35 ± 0.05
PACKAGE
OUTLINE
PIN 1 NOTCH R = 0.20 TYP
OR 0.35 × 45° CHAMFER
UF Package
16-Lead Plastic QFN (4mm × 4mm)
(Reference LTC DWG # 05-08-1692)
FE Package
16-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG # 05-08-1663)
Exposed Pad Variation BA
LTC3412A
19
3412afe
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.
revision history
REV DATE DESCRIPTION PAGE NUMBER
E 03/10 Changed Temperature Range for E- and I-Grades to –40°C to 125°C in Absolute Maximum Ratings and Order
Information Sections
Changed from TA = 25°C to TA ≈ TJ = 25°C in the Electrical Characteristics Heading
Updated Note 2
2
3
3
(Revision history begins at Rev E)
LTC3412A
20
3412afe
Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com
LINEAR TECHNOLOGY CORPORATION 2005
LT 0310 REV E • PRINTED IN USA
relAteD pArts
PART NUMBER DESCRIPTION COMMENTS
LTC1878 600mA (IOUT), 550kHz, Synchronous Step-Down DC/DC Converter 96% Efficiency, VIN: 2.7V to 6V, VOUT(MIN) = 0.8V, IQ = 10µA
ISD <1µA, MS8 Package
LTC1879 1.20A (IOUT), 550kHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.7V to 10V, VOUT(MIN) = 0.8V, IQ = 15µA,
ISD <1µA, TSSOP16 Package
LT1934/LT1934-1 300mA (IOUT), Constant Off-Time, High Efficiency Step-Down
DC/DC Converter
90% Efficiency, VIN: 3.2V to 34V, VOUT(MIN) = 1.25V, IQ = 14µA,
ISD <1µA, ThinSOT™ Package
LTC3404 600mA (IOUT), 1.4MHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.7V to 6V, VOUT(MIN) = 0.8V, IQ = 10µA,
ISD <1µA, MS8 Package
LTC3405/LTC3405A 300mA (IOUT), 1.5MHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.5V to 5.5V, VOUT(MIN) = 0.8V, IQ = 20µA,
ISD <1µA, ThinSOT Package
LTC3406/LTC3406B 600mA (IOUT), 1.5MHz, Synchronous Step-Down DC/DC Converter 96% Efficiency, VIN: 2.5V to 5.5V, VOUT(MIN) = 0.6V, IQ = 20µA,
ISD <1µA, ThinSOT Package
LTC3407 Dual 600mA (IOUT), 1.5MHz, Synchronous Step-Down
DC/DC Converter
95% Efficiency, VIN: 2.5V to 5.5V, VOUT(MIN) = 0.6V, IQ = 40µA,
ISD <1µA, MS10E and 3mm × 3mm DFN Packages
LTC3411 1.25A (IOUT), 4MHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.5V to 5.5V, VOUT(MIN) = 0.8V, IQ = 60µA,
ISD <1µA, MS10 and 3mm × 3mm DFN Packages
LTC3412 2.5A (IOUT), 4MHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.5V to 5.5V, VOUT(MIN) = 0.8V, IQ = 60µA,
ISD <1µA, TSSOP16E Package
LTC3413 3A (IOUT Sink/Source), 2MHz, Monolithic Synchronous Regulator
for DDR/QDR Memory Termination
90% Efficiency, VIN: 2.25V to 5.5V, VOUT(MIN) = VREF/2,
IQ = 280µA, ISD <1µA, TSSOP16E Package
LTC3414 4A (IOUT), 4MHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.25V to 5.5V, VOUT(MIN) = 0.8V, IQ =
64µA, ISD <1µA, TSSOP20E Package
LTC3416 4A (IOUT), 4MHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.25V to 5.5V, VOUT(MIN) = 0.8V, IQ =
64µA, ISD <1µA, TSSOP20E Package
LTC3418 8A (IOUT), 4MHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.25V to 5.5V, VOUT(MIN) = 0.8V, IQ =
380µA, ISD <1µA, QFN Package
LT3430 60V, 2.75A (IOUT), 200kHz, High Efficiency Step-Down
DC/DC Converter
90% Efficiency, VIN: 5.5V to 60V, VOUT(MIN) = 1.20V, IQ =
2.5mA, ISD 25µA, TSSOP16E Package
LTC3440 600mA (IOUT), 2MHz, Synchronous Buck-Boost DC/DC Converter 95% Efficiency, VIN: 2.5V to 5.5V, VOUT: 2.5V to 5.5V, IQ =
25µA, ISD <1µA, DFN Package
LTC3441 1.2A (IOUT), 1MHz, Synchronous Buck-Boost DC/DC Converter 95% Efficiency, VIN: 2.4V to 5.5V, VOUT: 2.4V to 5.25V, IQ =
25µA, ISD <1µA, DFN Package
LTC3548 400mA/800mA Dual Synchronous Step-Down DC/DC Converter 95% Efficiency, VIN: 2.5V to 5.5V, VOUT(MIN) = 0.6V, IQ <40µA,
ISD <1µA, MS8E and DFN Packages