TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

SRPS005D - D3307, OCTOBER 1989 - REVISED NOVEMBER 1995

High-Performance Operation:

f_{max} (no feedback)

TIBPAL20R' -7C Series . . . 100 MHz

TIBPAL20R' -10M Series . . . 62.5 MHz

f_{max} (internal feedback)

TIBPAL20R'-7C Series . . . 100 MHz

TIBPAL20R' -10M Series . . . 62.5 MHz

f_{max} (external feedback)

TIBPAL20R' -7C Series . . . 74 MHz

TIBPAL20R' -10M Series . . . 50 MHz

Propagation Delay


TIBPAL20L8-7C Series . . . 7 ns Max

TIBPAL20L8-10M Series . . . 10 ns Max


- Functionally Equivalent, but Faster Than **Existing 24-Pin PLD Circuits**
- **Preload Capability on Output Registers** Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and **Ceramic Chip Carriers in Addition to Plastic** and Ceramic DIPs
- **Security Fuse Prevents Duplication**
- **Dependable Texas Instruments Quality and** Reliability

	DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORT S
	PAL20L8	14	2	0	6
	PAL20R4	12	0	4 (3-state buffers)	4
	PAL20R6	12	0	6 (3-state buffers)	2
1	PAL20R8	12	0	8 (3-state buffers)	0

TIBPAL20L8' C SUFFIX . . . JT OR NT PACKAGE M SUFFIX . . . JT PACKAGE (TOP VIEW) 24 🛮 Vcc 23 🛮 I 2



TIBPAL20L8' C SUFFIX . . . FN PACKAGE M SUFFIX ... FK PACKAGE (TOP VIEW)



NC - No internal connection Pin assignments in operating mode

description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for futher reduction in board space.

All of the register outputs are set to a low level during power-up. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20' C series is characterized from 0°C to 75°C. The TIBPAL20' M series is characterized for operation over the full military temperature range of -55°C to 125°C.


These devices are covered by U.S. Patent 4,410,987. IMPACT-X is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Advanced Micro Devices Inc.




TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE *IMPACT-X* ™ *PAL*® CIRCUITS

SRPS005D - D3307, OCTOBER 1989 - REVISED NOVEMBER 1995

TIBPAL20R4' C SUFFIX ... JT OR NT PACKAGE M SUFFIX ... JT PACKAGE (TOP VIEW)




TIBPAL20R4'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)




TIBPAL20R6'
C SUFFIX . . . JT OR NT PACKAGE
M SUFFIX . . . JT PACKAGE

(TOP VIEW)




TIBPAL20R6'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)




TIBPAL20R8'
C SUFFIX . . . JT OR NT PACKAGE
M SUFFIX . . . JT PACKAGE

(TOP VIEW)



TIBPAL20R8'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE




NC - No internal connection

Pin assignments in operating mode




functional block diagrams (positive logic)

TIBPAL20L8'



TIBPAL20R4'




✓ denotes fused inputs




functional block diagrams (positive logic)

TIBPAL20R6'




TIBPAL20R8'



✓ denotes fused inputs




logic diagram (positive logic)



Fuse number = First fuse number + Increment Pin numbers shown are for JT and NT packages.



logic diagram (positive logic)






logic diagram (positive logic) CLK 1 Increment 0 8 36 39 12 16 20 24 28 32 I 2 N. Numbers 0 40 120 N 320 360 400 440 I = 0 21 Q 1D 480 560 600 640 680 720 I = 0 840 880 920 **⊳**C1 960 1000 1040 1080 I = 0 7.19 Q 1D 1160 1200 ►C1 1240 1280 1320 1360 1400 1440 1480 I = 0 7<mark>18</mark> Q 1D 1520 >C1 I 7 1560 1560 1600 1640 1680 I = 0 17 Q 1720 1760 1D 1800 1840 >C1 I 8 1880 1880 1920 1960 2000 I = 0 716 Q 2040 2080 1D 2120 2160 **⊳**C1 2200 ₩ 2240 2280 2320 2360 <u>15</u> I/O 2400 2440 2480 2520 <u>14</u> I W. Fuse number = First fuse number + Increment Pin numbers shown are for JT and NT packages.



HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

SRPS005D - D3307, OCTOBER 1989 - REVISED NOVEMBER 1995

logic diagram (positive logic)





TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE $IMPACT-X^{TM}$ PAL^{\circledR} CIRCUITS

SRPS005D - D3307, OCTOBER 1989 - REVISED NOVEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage (see Note 2)		2		5.5	V
V _{IL}	Low-level input voltage (see Note 2)				0.8	V
ІОН	High-level output current				-3.2	mA
lOL	Low-level output current				24	mA
f _{clock} †	Clock frequency				100	MHz
t _w †	Pulse duration, clock (see Note 2)	High	5			ns
'w'	Low		5			113
t _{su} †	Setup time, input or feedback before clock↑					ns
t _h †	Hold time, input or feedback after clock↑					ns
T _A	Operating free-air temperature				75	°C

 $[\]dagger\,f_{\text{clock}},\,t_{\text{W}},\,t_{\text{SU}},$ and t_{h} do not apply for TIBPAL20L8'.

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE IMPACT-XTM PAL[®] CIRCUITS

SRPS005D - D3307, OCTOBER 1989 - REVISED NOVEMBER 1995

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 4.75 V,	I _I = –18 mA			-0.8	-1.5	V
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3.2 \text{ mA}$		2.4	3.2		V
V _{OL}	V _{CC} = 4.75 V,	$I_{OL} = 24 \text{ mA}$			0.3	0.5	V
lozh [‡]	V _{CC} = 5.25 V,	V _O = 2.7 V				100	μΑ
lozL [‡]	V _{CC} = 5.25 V,	V _O = 0.4 V				-100	μΑ
lį	V _{CC} = 5.25 V,	V _I = 5.5 V				100	μΑ
I _{IH} ‡	V _{CC} = 5.25 V,	V _I = 2.7 V				25	μΑ
I _{IL} ‡	V _{CC} = 5.25 V,	V _I = 0.4 V			-80	-250	μΑ
I _{OS} §	V _{CC} = 5.25 V,	$V_0 = 0.5 V$		-30	-70	-130	mA
Icc	$V_{CC} = 5.25 \text{ V},$	$V_{I} = 0$,	Outputs open		150	210	mA
Ci	f = 1 MHz,	V _I = 2 V			5		pF
Co	f = 1 MHz,	V _O = 2 V	•		6		pF
C _{clk}	f = 1 MHz,	V _{CLK} = 2 V			6		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		TEST CONDITION	MIN	TYP [†]	MAX	UNIT
	W	ithout fee	edback		100			
f _{max} ¶	with internal feedback (counter configuration)				100			MHz
	with external feedback				74			
		0.1/0	1 or 2 outputs switching		3	5.5	7	
^t pd	I, I/O O	O, I/O	8 outputs switching	R1 = 200 Ω ,	3	6	7.5	ns
^t pd	CLK↑		Q	R2 = 390 Ω ,	2	4	6.5	ns
t _{pd} #	CLK↑		Feedback input	See Figure 6			3	ns
t _{en}	OE↓		Q			4	7.5	ns
t _{dis}	OE↑		Q			4	7.5	ns
t _{en}	I, I/O		O, I/O			6	9	ns
^t dis	I, I/O		O, I/O			6	9	ns
t _{sk(o)}	Skew betv	veen reg	istered outputs			0.5		ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] I/O leakage is the worst case of IOZL and I_{IL} or IOZH and I_{IH} respectively.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V_O is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

 $[\]P$ See section for $f_{\mbox{max}}$ specifications.

[#] This parameter applies to TIBPAL20R4' and TIBPAL20R6' only (see Figure 4 for illustration) and is calculated from the measured f_{max} with internal feedback in the counter configuration.

This parameter is the measurement of the difference between the fastest and slowest tpd (CLK-to-Q) observed when multiple registered outputs are switching in the same direction.

TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE $IMPACT-X^{TM}$ $PAL^{\textcircled{\tiny{B}}}$ CIRCUITS

SRPS005D - D3307, OCTOBER 1989 - REVISED NOVEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		. 7 V
Input voltage (see Note 1)		5.5 V
Voltage applied to disabled output (see Note 1)		
Operating free-air temperature range	-55° C to	125°C
Storage temperature range	-65° C to	150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2		5.5	V
V _{IL}	Low-level input voltage				0.8	V
loh	High-level output current				-2	mA
lOL	Low-level output current				12	mA
f _{clock} †	Clock frequency				62.5	MHz
t _w †	Pulse duration, clock (see Note 2)	High	8			ns
'W'	Low		8			10
t _{su} †	Setup time, input or feedback before clock↑	10			ns	
t _h †	Hold time, input or feedback after clock↑					ns
TA	Operating free-air temperature	<i>–</i> 55	25	125	°C	

 $[\]dagger\,f_{\text{clock}},\,t_{\text{W}},\,t_{\text{SU}},$ and t_{h} do not apply for TIBPAL20L8'.

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE $IMPACT-X^{TM}$ PAL^{\circledR} CIRCUITS

SRPS005D - D3307, OCTOBER 1989 - REVISED NOVEMBER 1995

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA		-0.8	-1.5	V
VOH	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	2.4	3.2		V
VOL	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 12 \text{ mA}$		0.3	0.5	V
I _{OZH} ‡	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$			20	μΑ
I _{OZL} ‡	V _{CC} = 5.5 V,	V _O = 0.4 V			-0.1	mA
IĮ	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			1	mA
I _{IH} ‡ I/O ports	V _{CC} = 5.5 V,	V _I = 2.7 V			100	μА
All others	1 CC = 5.5 ·	v - 2.7 v			25	μΛ
I _{IL} ‡	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V		-0.08	-0.25	mA
IOS§	V _{CC} = 5.5 V,	V _O = 0.5 V	-30	-70	-130	mA
Icc	$V_{CC} = 5.5 \text{ V},$ $V_{I} = 0,$	Outputs open		140	220	mA
Ci	f = 1 MHz,	OE = V _{IH} V _I = 2 V		5		pF
,	· · · · · · · · · · · · · · · · · · ·					-
Co	f = 1 MHz,	V _O = 2 V		6		pF
C _{clk}	f = 1 MHz,	$V_{CLK} = 2 V$		6		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
	without f	eedback		62.5			
f _{max} ¶	with internal feedback (counter configuration)			62.5			MHz
	with external feedback			50			
t _{pd}	I, I/O	O, I/O	R1 = 390 Ω ,	1	6	10	ns
t _{pd}	CLK↑	Q	$R2 = 750 \Omega$,	1	4	10	ns
t _{pd} #	CLK↑	Feedback input	See Figure 6			5	ns
t _{en}	OE↓	Q		1	4	10	ns
t _{dis}	OE↑	Q		1	4	10	ns
t _{en}	I, I/O	O, I/O		1	6	12	ns
^t dis	I, I/O	O, I/O		1	6	10	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] I/O leakage is the worst case of IOZL and I_{IL} or IOZH and I_{IH} respectively.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. Vo is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

[¶] See section for f_{max} specifications. f_{max} with external feedback is not production tested but is calculated from the equation found in the f_{max} specification section.

[#] This parameter applies to TIBPAL20R4' and TIBPAL20R6' only (see Figure 4 for illustration) and is calculated from the measured f_{max} with internal feedback in the counter configuration.

programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

preload procedure for registered outputs (see Figure 1 and Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With V_{CC} at 5 volts and Pin 1 at V_{IL} , raise Pin 13 to V_{IHH} .
- Step 2. Apply either V_{II} or V_{IH} to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 13 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.




Figure 1. Preload Waveforms


NOTE 3: $t_d = t_{SU} = t_h = 100 \text{ ns to } 1000 \text{ ns V}_{IHH} = 10.25 \text{ V to } 10.75 \text{ v}$

TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE *IMPACT-X* TM *PAL*® CIRCUITS

SRPS005D - D3307, OCTOBER 1989 - REVISED NOVEMBER 1995

power-up reset (see Figure 2)

Following power up, all registers are reset to zero. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V_{CC} be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



[†] This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

Figure 2. Power-Up Reset Waveforms

[‡] This is the setup time for input or feedback.

fmax SPECIFICATIONS

f_{max} without feedback, see Figure 3

In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time ($t_{su} + t_h$). However, the minimum f_{max} is determined by the minimum clock period (t_w high + t_w low).




Figure 3. f_{max} Without Feedback

f_{max} with internal feedback, see Figure 4

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus,
$$f_{max}$$
 with internal feedback = $\frac{1}{(t_{su} + t_{pd} CLK - to - FB)}$.

Where tpd CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




Figure 4. f_{max} With Internal Feedback

fmax SPECIFICATIONS

f_{max} with external feedback, see Figure 5

This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals $(t_{SU} + t_{Dd} CLK-to-Q)$.

Thus, f_{max} with external feedback = $\frac{1}{(t_{su} + t_{pd} CLK - to - Q)}$





Figure 5. f_{max} With External Feedback

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en} , 5 pF for t_{dis} .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 10 MHz, t_{Γ} and $t_{\Gamma} \leq$ 2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in parentheses (). For M suffix, use the voltage levels indicated in brackets [].
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

Figure 6. Load Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS




Figure 7

PROPAGATION DELAY TIME

vs




Figure 8

FREE-AIR TEMPERATURE 8 7 t_{PHL} (I, I/O to O, I/O) Propagation Delay Time - ns 6 5 tpLH (I, I/O to O, I/O) 4 t_{PHL} (CLK to Q) 3 tpLH (CLK to Q) $V_{CC} = 5 V$ 2 $C_L = 50 pF$ $R1 = 200 \Omega$ 1 $R2 = 390 \Omega$ 1 Output Switching

Figure 9

25

TA - Free-Air Temperature - °C

50

75

100

125

0

PROPAGATION DELAY TIME vs LOAD CAPACITANCE





Figure 10

Propagation Delay Time - ns

0

-75 -50 -25

TYPICAL CHARACTERISTICS






Figure 12

PROPAGATION DELAY TIME NUMBER OF OUTPUTS SWITCHING 8 7 t_{PHL} (I, I/O to O, I/O) Propagation Delay Time - ns 6 tpLH (I, I/O to O, I/O) 5 t_{PHL} (CLK to Q) t_{PLH} (CLK to Q) 3 $V_{CC} = 5 V$ $T_A = 25 \,^{\circ}C$ $C_L = 50 pF$ $R\bar{1} = 200 \Omega$ $R2 = 390 \Omega$ 7 8 0 2 3 4 5 6 **Number of Outputs Switching**

†Outputs switching in the same direction (t_{PLH} compared to t_{PLH}/t_{PHL} to t_{PHL})



Figure 13





ti.com 5-Apr-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
5962-87671153A	ACTIVE	LCCC	FK	28	1	TBD	Call TI	N / A for Pkg Type
5962-8767115KA	ACTIVE	CFP	W	24	1	TBD	Call TI	N / A for Pkg Type
5962-8767115LA	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type
5962-87671163A	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI
5962-8767116KA	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI
5962-8767116LA	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI
5962-87671173A	ACTIVE	LCCC	FK	28	1	TBD	Call TI	N / A for Pkg Type
5962-8767117KA	ACTIVE	CFP	W	24	1	TBD	Call TI	N / A for Pkg Type
5962-8767117LA	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type
5962-87671183A	ACTIVE	LCCC	FK	28	1	TBD	Call TI	N / A for Pkg Type
5962-8767118KA	ACTIVE	CFP	W	24	1	TBD	Call TI	N / A for Pkg Type
5962-8767118LA	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20L8-10MFKB	ACTIVE	LCCC	FK	28	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20L8-10MJTB	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20L8-10MWB	ACTIVE	CFP	W	24	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20L8-7CFN	OBSOLETE	PLCC	FN	28		TBD	Call TI	Call TI
TIBPAL20L8-7CNT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
TIBPAL20R4-10MFKB	ACTIVE	LCCC	FK	28	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20R4-10MJTB	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20R4-10MWB	ACTIVE	CFP	W	24	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20R4-7CFN	OBSOLETE	PLCC	FN	28		TBD	Call TI	Call TI
TIBPAL20R4-7CNT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
TIBPAL20R6-10MFKB	ACTIVE	LCCC	FK	28	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20R6-10MJTB	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20R6-10MWB	ACTIVE	CFP	W	24	1	TBD	Call TI	N / A for Pkg Type
TIBPAL20R6-7CFN	ACTIVE	PLCC	FN	28	37	TBD	Call TI	Level-1-220-UNLIM
TIBPAL20R6-7CNT	ACTIVE	PDIP	NT	24	15	TBD	Call TI	N / A for Pkg Type
TIBPAL20R8-10MJTB	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI
TIBPAL20R8-10MWB	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI
TIBPAL20R8-7CFN	ACTIVE	PLCC	FN	28	37	TBD	Call TI	Level-1-220-UNLIM
TIBPAL20R8-7CNT	ACTIVE	PDIP	NT	24	15	TBD	Call TI	N / A for Pkg Type

 $^{^{(1)}}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

5-Apr-2006

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

W (R-GDFP-F24)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
 - E. Index point is provided on cap for terminal identification only.



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated