



CMOS

8/16 Channel Analog Multiplexers

FEATURES

- 44V Supply Maximum Rating**
- V_{SS} to V_{DD} Analog Signal Range**
- Single/Dual Supply Specifications**
- Wide Supply Ranges (10.8V to 16.5V)**
- Extended Plastic Temperature Range (-40°C to +85°C)**
- Low Power Dissipation (28mW max)**
- Low Leakage (20pA typ)**
- Superior Alternative to:**

DG506A, HI-506
DG507A, HI-507

PMI	ADI	SILICONIX	HARRIS
Order P/N Below	Equivalent P/N		
PMADG506AKN	ADG506AKN	DG506ACJ	HI3-0506-5
PMADG506ABQ	ADG506ABQ	DG506ABK	HI1-0506-4
PMADG506AKP	ADG506AKP		HI4P0506-5
PMADG506ATE	ADG506ATE	DG506AAZ	
PMADG506ATE/883	ADG506ATE/883	DG506AAZ/883	HI4-0506/883
PMADG506ATQ	ADG506ATQ	DG506AAK	HI1-0506-2
PMADG506ATQ/883	ADG506ATQ/883	DG506AAK/883	HI1-0506/883
PMADG507AKN	ADG507AKN	DG507ACJ	HI3-0507-5
PMADG507ABQ	ADG507ABQ	DG507ABK	HI1-0507-4
PMADG507AKP	ADG507AKP		HI4P0507-5
PMADG507ATE	ADG507ATE	DG507AAZ	
PMADG507ATE/883	ADG507ATE/883	DG507AAZ/883	HI4-0507/883
PMADG507ATQ	ADG507ATQ	DG507AAK	HI1-0507-2
PMADG507ATQ/883	ADG507ATQ/883	DG507AAK/883	HI1-0506/883

GENERAL DESCRIPTION


The ADG506A and ADG507A are CMOS monolithic analog multiplexers with 16 channels and dual 8 channels respectively. The ADG506A switches one of 16 inputs to a common output depending on the state of four binary addresses and an enable input. The ADG507A switches one of 8 differential inputs to a common differential output depending on the state of three binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG506A and ADG507A are designed on an enhanced LC²MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON}.

PRODUCT HIGHLIGHTS

1. Single/Dual Supply Specifications with a Wide Tolerance:
The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
2. Extended Signal Range:
The enhanced LC²MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD}.
3. Break-Before-Make Switching:
Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
4. Low Leakage:
Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS**ORDERING INFORMATION¹**

Temperature Range and Package		
-40°C to +85°C	-40°C to +85°C	-55°C to +125°C
Plastic DIP ADG506AKN ADG507AKN	Hermetic ADG506ABQ ADG507ABQ	Hermetic ADG506ATQ ADG507ATQ
PLCC ² ADG506AKP ADG507AKP		LCCC ³ ADG506ATE ADG507ATE

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet.

²PLCC: Plastic Leaded Chip Carrier.

³LCCC: Leadless Ceramic Chip Carrier.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577
 Telex: 924491 Cable: ANALOG NORWOODMASS

SPECIFICATIONS

Dual Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = -10.8V$ to $-16.5V$ unless otherwise noted)

	ADG506A ADG507A K Version		ADG506A ADG507A B Version		ADG506A ADG507A T Version			
Parameter	-40°C to $+25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		-40°C to $+25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		-55°C to $+25^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		Units	Comments
ANALOG SWITCH								
Analog Signal Range	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{min} V_{max}	
R_{ON}	280 450 300	600 400	280 450 300	600 400	280 450 300	600 400	Ω_{typ} Ω_{max} Ω_{max} Ω_{max} Ω_{max} $\%/\text{C typ}$ $\%_{\text{typ}}$	$-10V \leq V_S \leq +10V, I_{DS} = 1mA$; Test Circuit 1 $V_{DD} = 15V(\pm 10\%), V_{SS} = -15V(\pm 10\%)$ $V_{DD} = 15V(\pm 5\%), V_{SS} = -15V(\pm 5\%)$ $-10V \leq V_S \leq +10V, I_{DS} = 1mA$ $-10V \leq V_S \leq +10V, I_{DS} = 1mA$
R_{ON} Drift	0.6		0.6		0.6			
R_{ON} Match	5		5		5			
$I_S(\text{OFF})$, Off Input Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V_1 = \pm 10V, V_2 = \mp 10V$; Test Circuit 2
$I_D(\text{OFF})$, Off Output Leakage	0.04		0.04		0.04		nA typ	$V_1 = \pm 10V, V_2 = \mp 10V$; Test Circuit 3
ADG506A	1	200	1	200	1	200	nA max	
ADG507A	1	100	1	100	1	100	nA max	
$I_D(\text{ON})$, On Channel Leakage	0.04		0.04		0.04		nA typ	$V_1 = \pm 10V, V_2 = \mp 10V$; Test Circuit 4
ADG506A	1	200	1	200	1	200	nA max	
ADG507A	1	100	1	100	1	100	nA max	
I_{DIFF} , Differential Off Output Leakage (ADG507A only)	25		25		25		nA max	$V_1 = \pm 10V, V_2 = \mp 10V$; Test Circuit 5.
DIGITAL CONTROL								
V_{INH} , Input High Voltage	2.4		2.4		2.4		V_{min}	
V_{INL} , Input Low Voltage	0.8		0.8		0.8		V_{max}	
I_{INL} or I_{INH}	1		1		1		μA_{max}	
C_{IN} Digital Input Capacitance	8		8		8		pF_{max}	$V_{IN} = 0$ to V_{DD}
DYNAMIC CHARACTERISTICS								
$t_{\text{TRANSITION}}^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	$V_1 = \pm 10V, V_2 = \mp 10V$; Test Circuit 6
t_{OPEN}^1	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
$t_{\text{ON}}(\text{EN})^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuit 8
$t_{\text{OFF}}(\text{EN})^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuit 8
OFF Isolation	68 50		68 50		68 50		dB typ dB_{min}	$V_{EN} = 0.8V, R_L = 1k\Omega, C_L = 15\text{pF}$, $V_S = 7V$ rms, $f = 100\text{kHz}$
$C_S(\text{OFF})$	5		5		5		pF typ	$V_{EN} = 0.8V$
$C_D(\text{OFF})$								
ADG506A	44		44		44		pF typ	$V_{EN} = 0.8V$
ADG507A	22		22		22		pF typ	
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega, V_S = 0V$; Test Circuit 9
POWER SUPPLY								
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
I_{SS}	20	0.2	20	0.2	20	0.2	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	10	28	10	28	10	28	mW typ mW max	

NOTE

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

Single Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = GND = 0V$ unless otherwise noted)

	ADG506A ADG507A K Version		ADG506A ADG507A B Version		ADG506A ADG507A T Version			
Parameter	$-40^{\circ}C$ to $+25^{\circ}C$ $+85^{\circ}C$		$-40^{\circ}C$ to $+25^{\circ}C$ $+85^{\circ}C$		$-55^{\circ}C$ to $+25^{\circ}C$ $+125^{\circ}C$		Units	Comments
ANALOG SWITCH								
Analog Signal Range	V_{SS} 500	V_{SS} 700	V_{SS} 500	V_{SS} 700	V_{SS} 500	V_{SS} 700	V min V max Ω typ Ω max %/°C typ % typ	$0V \leq V_S \leq +10V$, $I_{DS} = 0.5mA$; Test Circuit 1
R_{ON}	V_{DD} 500	V_{DD} 1000	V_{DD} 500	V_{DD} 1000	V_{DD} 500	V_{DD} 1000		
R_{ON} Drift	0.6		0.6		0.6			$0V \leq V_S \leq +10V$, $I_{DS} = 0.5mA$
R_{ON} Match	5		5		5			$0V \leq V_S \leq +10V$, $I_{DS} = 0.5mA$
I_S (OFF), Off Input Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V1 = +10V/0V$, $V2 = 0V/+10V$; Test Circuit 2
I_D (OFF), Off Output Leakage	0.04 1		0.04 1		0.04 1		nA typ nA max nA max	$V1 = +10V/0V$, $V2 = 0V/+10V$; Test Circuit 3
I_D (ON), On Channel Leakage	0.04 1		0.04 1		0.04 1		nA typ nA max nA max	$V1 = +10V/0V$, $V2 = 0V/+10V$; Test Circuit 4
I_{DIFF} , Differential Off Output Leakage (ADG507A only)	25		25		25		nA max	$V1 = +10V/0V$, $V2 = 0V/+10V$; Test Circuit 5.
DIGITAL CONTROL								
V_{INH} , Input High Voltage	2.4		2.4		2.4		V min V max	
V_{INL} , Input Low Voltage	0.8		0.8		0.8		μA max	
I_{INL} or I_{INH}	1		1		1		pF max	$V_{IN} = 0$ to V_{DD}
C_{IN} Digital Input Capacitance	8		8		8			
DYNAMIC CHARACTERISTICS								
$t_{TRANSITION}^1$	300 450	600	300 450	600	300 450	600	ns typ ns max	$V1 = +10V/0V$, $V2 = 0V/+10V$; Test Circuit 6
t_{OPEN}^1	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
$t_{ON}(EN)^1$	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuit 8
$t_{OFF}(EN)^1$	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuit 8
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 3.5V$ rms, $f = 100kHz$
C_S (OFF)	5		5		5		pF typ	$V_{EN} = 0.8V$
C_D (OFF)								
ADG506A	44		44		44		pF typ	$V_{EN} = 0.8V$
ADG507A	22		22		22		pF typ	
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 9
POWER SUPPLY								
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	10	25	10	25	10	25	mW typ mW max	

NOTE

¹Sample tested at $25^{\circ}C$ to ensure compliance.

Specifications subject to change without notice.

TRUTH TABLES

A3	A2	A1	A0	EN	ON SWITCH
X	X	X	X	0	NONE
0	0	0	0	1	1
0	0	0	1	1	2
0	0	1	0	1	3
0	0	1	1	1	4
0	1	0	0	1	5
0	1	0	1	1	6
0	1	1	0	1	7
0	1	1	1	1	8
1	0	0	0	1	9
1	0	0	1	1	10
1	0	1	0	1	11
1	0	1	1	1	12
1	1	0	0	1	13
1	1	0	1	1	14
1	1	1	0	1	15
1	1	1	1	1	16

X = Don't Care

ADG506A

A2	A1	A0	EN	ON SWITCH PAIR
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care

ADG507A

ABSOLUTE MAXIMUM RATINGS*

($T_A = 25^\circ\text{C}$ unless otherwise noted)

V_{DD} to V_{SS}	44V
V_{DD} to GND	25V
V_{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	$V_{SS} - 2\text{V}$ to $V_{DD} + 2\text{V}$ or 20mA, Whichever Occurs First
Continuous Current, S or D	20mA
Pulsed Current S or D	
1ms Duration, 10% Duty Cycle	40mA

Digital Inputs¹

Voltage at A, EN	$V_{SS} - 4\text{V}$ to $V_{DD} + 4\text{V}$ or 20mA, Whichever Occurs First
------------------	--

Power Dissipation (Any Package)

Up to $+75^\circ\text{C}$	470mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$

Operating Temperature

Commercial (K Version)	-40 $^\circ\text{C}$ to +85 $^\circ\text{C}$
Industrial (B Version)	-40 $^\circ\text{C}$ to +85 $^\circ\text{C}$
Extended (T Version)	-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$

Storage Temperature Range

-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$

NOTE

¹Overvoltage at A, EN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




PIN CONFIGURATIONS

DIP




NC = NO CONNECT

LCCC




NC = NO CONNECT


PLCC




NC = NO CONNECT



NC = NO CONNECT




NC = NO CONNECT




NC = NO CONNECT


The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5V.




R_{ON} as a Function of $V_D(V_S)$: Dual Supply Voltage,
 $T_A = +25^\circ C$




R_{ON} as a Function of $V_D(V_S)$: Single Supply Voltage,
 $T_A = +25^\circ C$




Leakage Current as a Function of Temperature
(Note: Leakage Currents Reduce as the Supply Voltages Reduce)



Trigger Levels vs. Power Supply Voltage, Dual or Single Supply, $T_A = +25^\circ C$



$t_{TRANSITION}$ vs. Supply Voltage: Dual and Single Supplies,
 $T_A = +25^\circ C$
(Note: For V_{DD} and $|V_{SS}| < 10V$; $V1 = V_{DD}/V_{SS}$,
 $V2 = V_{SS}/V_{DD}$. See Test Circuit 6)




I_{DD} vs. Supply Voltage: Dual or Single Supply, $T_A = +25^\circ C$


Test Circuits

Note: All Digital Input Signal Rise and Fall Times Measured from 10% to 90% of 3V. $t_R = t_F = 20\text{ns}$.


TEST CIRCUIT 1




TEST CIRCUIT 2




TEST CIRCUIT 3





TEST CIRCUIT 4





TEST CIRCUIT 5



TEST CIRCUIT 6
SWITCHING TIME OF MULTIPLEXER, $t_{\text{TRANSITION}}$




TEST CIRCUIT 7
BREAK-BEFORE-MAKE DELAY, t_{OPEN}




*SIMILAR CONNECTION FOR AD507A

TEST CIRCUIT 8 ENABLE DELAY, t_{ON} (EN), t_{OFF} (EN)




TEST CIRCUIT 9 CHARGE INJECTION



SINGLE SUPPLY AUTOMOTIVE APPLICATION

The excellent performance of the multiplexers under single supply conditions makes the ADG506A/ADG507A suitable in applications, such as automotive and disc drives, where only positive power supply voltages are normally available. The following application circuit shows the ADG507A connected as an 8-channel differential multiplexer in an automotive, data acquisition application circuit.


The AD7580 is a 10-bit successive approximation ADC which has an on-chip sample-hold amplifier and provides a conversion result in 20μs. The ADC has a differential analog inputs and is configured in the application circuit for a span of 2.5V over a common-mode range 0 to + 5V. Wider common-mode ranges can be accommodated. See the AD7579/AD7580 data sheet for more details. The complete system operates from + 12V ($\pm 10\%$) and + 5V supplies. The analog input signals to the ADG507A contain information such as temperature, pressure, speed etc.




ADG507A in a Single Supply Automotive Data Acquisition Application.

OUTLINE DIMENSIONS


28-PIN PLASTIC DIP (SUFFIX N)




28-PIN CERDIP (SUFFIX Q)



**28-Terminal Leadless Ceramic Chip Carrier
(suffix E)**



**28-Terminal Plastic Leaded Chip Carrier
(suffix P)**



TERMINOLOGY

R_{ON}	Ohmic resistance between terminals D and S
R_{ON} Match	Difference between the R_{ON} of any two channels
R_{ON} Drift	Change in R_{ON} versus temperature
I_S (OFF)	Source terminal leakage current when the switch is off
I_D (OFF)	Drain terminal leakage current when the switch is off
I_D (ON)	Leakage current that flows from the closed switch into the body
V_S (V_D)	Analog voltage on terminal S or D
C_S (OFF)	Channel input capacitance for “OFF” condition
C_D (OFF)	Channel output capacitance for “OFF” condition
C_{IN}	Digital input capacitance
t_{ON} (EN)	Delay time between the 50% and 90% points of the digital input and switch “ON” condition

t_{OFF} (EN)	Delay time between the 50% and 10% points of the digital input and switch “OFF” condition
$t_{TRANSITION}$	Delay time between the 50% and 90% points of the digital inputs and switch “ON” condition when switching from one address state to another
t_{OPEN}	“OFF” time measured between 50% points of both switches when switching from one address state to another
V_{INL}	Maximum input voltage for Logic “0”
V_{INH}	Minimum input voltage for Logic “1”
I_{INL} (I_{INH})	Input current of the digital input
V_{DD}	Most positive voltage supply
V_{SS}	Most negative voltage supply
I_{DD}	Positive supply current
I_{SS}	Negative supply current

021490 ✓ R