Product specification
Supersedes data of 13 March 2000
Filed under Integrated Circuits, IC02
2002 Jan 21
INTEGRATED CIRCUITS
TDA8359J
Fullbridgeverticaldeflectionoutput
circuit in LVDMOS
DATA SH EET
2002 Jan 21 2
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
FEATURES
•Few external components required
•High efficiency fully DC-coupled vertical bridge output
circuit
•Vertical flyback switch with short rise and fall times
•Built-in guard circuit
•Thermal protection circuit
•Improved EMC performance due to differential inputs.
GENERAL DESCRIPTION
The TDA8359J is a power circuit for use in 90° and 110°
colour deflection systems for 25 to 200 Hz field
frequencies, and for 4 : 3 and 16 : 9 picture tubes. The IC
contains a vertical deflection output circuit, operating as a
high efficiency class G system. The full bridge output
circuit allows DC coupling of the deflection coil in
combination with single positive supply voltages.
The IC is constructed in a Low Voltage DMOS (LVDMOS)
process that combines bipolar, CMOS and DMOS
devices. DMOS transistors are used in the output stage
because of absence of second breakdown.
QUICK REFERENCE DATA
ORDERING INFORMATION
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Supplies
VPsupply voltage 7.5 12 18 V
VFB flyback supply voltage 2 ×VP45 66 V
Iq(P)(av) average quiescent supply current during scan −10 15 mA
Iq(FB)(av) average quiescent flyback supply current during scan −−10 mA
Ptot total power dissipation −−10 W
Inputs and outputs
Vi(p-p) input voltage (peak-to-peak value) −1000 1500 mV
Io(p-p) output current (peak-to-peak value) −−3.2 A
Flyback switch
Io(peak) maximum (peak) output current t ≤1.5 ms −−±1.8 A
Thermal data; in accordance with IEC 60747-1
Tstg storage temperature −55 −+150 °C
Tamb ambient temperature −25 −+85 °C
Tjjunction temperature −−150 °C
TYPE
NUMBER PACKAGE
NAME DESCRIPTION VERSION
TDA8359J DBS9P plastic DIL-bent-SIL power package; 9 leads (lead length
12/11 mm); exposed die pad SOT523-1
2002 Jan 21 3
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
BLOCK DIAGRAM
Fig.1 Block diagram.
handbook, full pagewidth
MGL862
INPUT
AND
FEEDBACK
CIRCUIT
GUARD
CIRCUIT
TDA8359J
9
7
4
5
2
1
86
M5
M2
M4
M1
M3
D2
D3
D1
3
INA
INB
GND
GUARD VPVFB
VI(bias)
VI(bias)
0
0OUTB
OUTA
FEEDB
Vi(p-p)
Vi(p-p)
PINNING
SYMBOL PIN DESCRIPTION
INA 1 input A
INB 2 input B
VP3 supply voltage
OUTB 4 output B
GND 5 ground
VFB 6 flyback supply voltage
OUTA 7 output A
GUARD 8 guard output
FEEDB 9 feedback input
handbook, halfpage
INA
INB
VP
OUTB
GND
VFB
OUTA
GUARD
FEEDB
1
2
3
4
5
6
7
8
9
TDA8359J
MGL863
Fig.2 Pin configuration.
The exposed die pad is connected to pin GND.
2002 Jan 21 4
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
FUNCTIONAL DESCRIPTION
Vertical output stage
The vertical driver circuit has a bridge configuration. The
deflection coil is connected between the complimentary
driven output amplifiers. The differential input circuit is
voltage driven. The input circuit is specially designed for
direct connection to driver circuits delivering a differential
signal but it is also suitable for single-ended applications.
For processors with output currents, the currents are
converted to voltages by the conversion resistors
RCV1 and RCV2 (see Fig.5) connected to pins INA
and INB. The differential input voltage is compared with
the voltage across the measuring resistor RM, providing
feedback information. The voltage across RM is
proportional with the output current. The relationship
between the differential input voltage and the output
current is defined by:
Vi(dif)(p-p) =I
o(p-p) ×RM
Vi(dif)(p-p) = VINA − VINB
The output current should not exceed 3.2 A (p-p) and is
determined by the value of RMand RCV. The allowable
input voltage range is 100 mV to 1.6 V for each input. The
formula given does not include internal bondwire
resistances. Depending on the values of RM and the
internal bondwire resistance (typical value of 50 mΩ) the
actual value of the current in the deflection coil will be
approximately 5% lower than calculated.
Flyback supply
The flyback voltage is determined by the flyback supply
voltage VFB.Theprincipleoftwosupplyvoltages(class G)
allows to use an optimum supply voltage VP for scan and
an optimum flyback supply voltage VFB for flyback, thus
very high efficiency is achieved. The available flyback
output voltage across the coil is almost equal to VFB, due
to the absence of a coupling capacitor which is not
required in a bridge configuration. The very short rise and
fall times of the flyback switch are determined mainly by
the slew rate value of more than 300 V/µs.
Protection
The output circuit contains protection circuits for:
• Too high die temperature
• Overvoltage of output A.
Guard circuit
A guard circuit with output pin GUARD is provided.
The guard circuit generates a HIGH-level during the
flyback period. The guard circuit is also activated for one
of the following conditions:
•During thermal protection (Tj=170 °C)
•During an open-loop condition.
The guard signal can be used for blanking the picture tube
and signalling fault conditions. The vertical
synchronization pulses of the guard signal can be used by
an On Screen Display (OSD) microcontroller.
Damping resistor compensation
HF loop stability is achieved by connecting a damping
resistor RD1 across the deflection coil. The current values
in RD1 during scan and flyback are significantly different.
Boththeresistorcurrentandthedeflectioncoilcurrentflow
intomeasuringresistor RM,resulting ina toolow deflection
coil current at the start of the scan.
The difference in the damping resistor current values
during scan and flyback have to be externally
compensated in order to achieve a short settling time. For
that purpose a compensation resistor RCMP in series with
a zener diode is connected between pins OUTA and INA
(see Fig.4). The zener diode voltage value should be
equal to VP. The value of RCMP is calculated by:
where:
•Vloss(FB) isthe voltage loss between pins VFB and OUTA
at flyback
•Rcoil is the deflection coil resistance
•VZ is the voltage of zener diode D4.
RCMP VFB Vloss FB()
–V
Z
–()R
D1
×RCV1
×
VFB Vloss FB()
–I
coil peak()
R
coil
×–()R
M
×
------------------------------------------------------------------------------------------------------------
=
2002 Jan 21 5
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134).
Notes
1. When the voltage at pin OUTA supersedes 70 V the circuit will limit the voltage.
2. At Tj(max).
3. Equivalent to 200 pF capacitance discharge through a 0 Ω resistor.
4. Equivalent to 100 pF capacitance discharge through a 1.5 kΩ resistor.
5. Internally limited by thermal protection at Tj=170 °C.
THERMAL CHARACTERISTICS
In accordance with IEC 60747-1.
SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT
VPsupply voltage −18 V
VFB flyback supply voltage −68 V
VnDC voltage
pin OUTA note 1 −68 V
pin OUTB −VPV
pins INA, INB, GUARD and FEEDB −0.5 VPV
InDC current
pins OUTA and OUTB during scan (p-p) −3.2 A
pins OUTA and OUTB at flyback (peak); t ≤1.5 ms −±1.8 A
pins INA, INB, GUARD and FEEDB −20 +20 mA
Ilu latch-up current current into any pin; pin voltage is
1.5 ×VP; note 2 −+200 mA
current out of any pin; pin voltage is
−1.5 ×VP; note 2 −200 −mA
Ves electrostatic handling voltage machine model; note 3 −500 +500 V
human body model; note 4 −5000 +5000 V
Ptot total power dissipation −10 W
Tstg storage temperature −55 +150 °C
Tamb ambient temperature −25 +85 °C
Tjjunction temperature note 5 −150 °C
SYMBOL PARAMETER CONDITIONS MAX. UNIT
Rth(j-c) thermal resistance from junction to case 3 K/W
Rth(j-a) thermal resistance from junction to ambient in free air 65 K/W
2002 Jan 21 6
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
CHARACTERISTICS
VP= 12 V; VFB = 45 V; fvert = 50 Hz; VI(bias) = 880 mV; Tamb =25°C; measured in test circuit of Fig.3; unless otherwise
specified.
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Supplies
VPoperating supply voltage 7.5 12 18 V
VFB flyback supply voltage note 1 2 ×VP45 66 V
Iq(P)(av) average quiescent supply current during scan −10 15 mA
Iq(P) quiescent supply current no signal; no load −45 75 mA
Iq(FB)(av) average quiescent flyback supply
current during scan −−10 mA
Inputs A and B
Vi(p-p) input voltage (peak-to-peak value) note 2 −1000 1500 mV
VI(bias) input bias voltage note 2 100 880 1600 mV
II(bias) input bias current source −25 35 µA
Outputs A and B
Vloss(1) voltage loss first scan part note 3
Io= 1.1 A −−4.5 V
Io= 1.6 A −−6.6 V
Vloss(2) voltage loss second scan part note 4
Io=−1.1 A −−3.3 V
Io=−1.6 A −−4.8 V
Io(p-p) output current
(peak-to-peak value) −−3.2 A
LE linearity error Io(p-p) = 3.2 A; notes 5 and 6
adjacent blocks −12%
non adjacent blocks −13%
V
offset offset voltage across RM; Vi(dif) =0V
V
I(bias) = 200 mV −−±15 mV
VI(bias) =1V −−±20 mV
∆Voffset(T) offset voltage variation with
temperature across RM; Vi(dif) =0V −−40 µV/K
VODC output voltage Vi(dif) =0V −0.5 ×VP−V
Gv(ol) open-loop voltage gain notes 7 and 8 −60 −dB
f−3dB(h) high −3 dB cut-off frequency open-loop −1−kHz
Gvvoltage gain note 9 −1−
∆Gv(T) voltage gain variation with the
temperature −−10−4K−1
PSRR power supply rejection ratio note 10 80 90 −dB
2002 Jan 21 7
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
Notes
1. To limit VOUTA to 68 V, VFB must be 66 V due to the voltage drop of the internal flyback diode between pins OUTA
and VFB at the first part of the flyback.
2. Allowable input range for both inputs: VI(bias) +V
i< 1600 mV and VI(bias) −Vi> 100 mV.
3. This value specifies the sum of the voltage losses of the internal current paths between pins VP and OUTA, and
between pins OUTB and GND. Specified for Tj= 125 °C. The temperature coefficient for Vloss(1) is a positive value.
4. This value specifies the sum of the voltage losses of the internal current paths between pins VP and OUTB, and
between pins OUTA and GND. Specified for Tj= 125 °C. The temperature coefficient for Vloss(2) is a positive value.
5. The linearity error is measured for a linear input signal without S-correction and is based on the ‘on screen’
measurement principle. This method is defined as follows. The output signal is divided in 22 successive equal time
parts. The 1st and 22nd parts are ignored, and the remaining 20 parts form 10 successive blocks k. A block consists
of two successive parts. The voltage amplitudes are measured across RM, starting at k = 1 and ending at k = 10,
where Vk and Vk+1 are the measured voltages of two successive blocks. Vmin, Vmax and Vavg are the minimum,
maximum and average voltages respectively. The linearity errors are defined as:
a) % (adjacent blocks)
b) % (non adjacent blocks)
6. The linearity errors are specified for a minimum input voltage of 300 mV (p-p). Lower input voltages lead to voltage
dependent S-distortion in the input stage.
7.
8. Pin FEEDB not connected.
9.
10. VP(ripple) = 500 mV (RMS value); 50 Hz < fP(ripple) < 1 kHz; measured across RM.
11. This value specifies the internal voltage loss of the current path between pins VFB and OUTA.
Flyback switch
Io(peak) maximum (peak) output current t ≤1.5 ms −−±1.8 A
Vloss(FB) voltage loss at flyback note 11
Io= 1.1 A −7.5 8.5 V
Io= 1.6 A −89V
Guard circuit
VO(grd) guard output voltage IO(grd) = 100 µA 567V
V
O(grd)(max) allowable guard voltage maximum leakage current
IL(max) =10µA−−18 V
IO(grd) output current VO(grd) = 0 V; not active −−10 µA
VO(grd) = 4.5 V; active 1 −2.5 mA
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
LE VkVk1+
–
V
avg
-------------------------- 100×=
LE Vmax Vmin
–
Vavg
------------------------------- 100×=
Gvol() V
OUTA VOUTB
–
VFEEDB VOUTB
–
--------------------------------------------
=
GvVFEEDB VOUTB
–
VINA VINB
–
--------------------------------------------
=
2002 Jan 21 8
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
APPLICATION INFORMATION
handbook, full pagewidth
2
1
INA
INB
VP
VFB
FEEDB
C1
100 nF C2
100 nF
CM
10 nF
GUARD
RGRD
4.7 kΩ
RCV1
2.2 kΩ
(1%)
RCV2
2.2 kΩ
(1%)
RM
0.5 Ω
RL
3.2 Ω
RS
2.7 kΩ
II(bias)
II(bias)
Ii(dif)
MGL864
INPUT
AND
FEEDBACK
CIRCUIT
GUARD
CIRCUIT
TDA8359J
9
7
4
5
863
GND
VPVFB
OUTB
OUTA
VI(bias)
0
VI(bias)
0
Vi(p-p)
Vi(p-p)
M5
M2
M4
M1
M3
D2
D3
D1
Fig.3 Test diagram.
2002 Jan 21 9
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
o
ok, full pagewidth
VP = 14 V
VFB = 30 V
deflection
coil
5 mH
6 Ω
(W66ESF)
RM
0.5 Ω
RD1
270 Ω
RCMP
680 kΩ
TV SIGNAL
PROCESSOR
C6
2.2 nF
C7
2.2 nF
CD
47 nF
C3
100 nF
D4
(14 V)
C1
47 µF
(100 V) C4
100 nF
C2
220 µF
(25 V)
RD2
1.5 Ω
2
1
INA
INB
FEEDB
GUARD
RGRD
12 kΩ
RCV1
2.2 kΩ
(1%)
RCV2
2.2 kΩ
(1%)
RS
2.7 kΩ
MBL364
INPUT
AND
FEEDBACK
CIRCUIT
GUARD
CIRCUIT
TDA8359J
9
7
4
5
863
GND
VPVFB
OUTB
OUTA
VI(bias)
0
VI(bias)
0
Vi(p-p)
Vi(p-p)
M5
M2
M4
M1
M3
D2
D3
D1
Fig.4 Application diagram.
fvert = 50 Hz; tFB = 640 µs; II(bias) = 400 µA; Ii(p-p) = 290 µA; Io(p-p) = 2.4 A.
2002 Jan 21 10
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
RM calculation
Most Philips brand TV signal processors have outputs in
the form of current. This current has to be converted to a
voltage by using resistors at the input of the TDA8359J
(RCV1 and RCV2). The differential voltage across these
resistors can be calculated by:
For calculating the measuring resistor RM, use the
differential input voltage (Vi(dif)(p-p)). This voltage can also
be measured between pins INA and INB (see Fig.5). The
calculation for RM is:
EXAMPLE
Measured or given values: II(bias) = 400 µA; Ii1(p-p) =I
i2(p-p)=
290 µA.
The differential input voltage will be:
Supply voltage calculation
For calculating the minimum required supply voltage,
several specific application parameter values have to be
known. These parameters are the required maximum
(peak) deflection coil current Icoil(peak), the coil impedance
Rcoil and Lcoil, and the measuring resistance of RM. The
required maximum (peak) deflection coil current should
also include overscan.
The deflection coil resistance has to be multiplied by 1.2 in
order to take account of hot conditions.
Chapter “Characteristics” supplies values for voltage
losses of the vertical output stage. For the first part of the
scan, the voltage loss is given by Vloss(1). For the second
part of the scan, the voltage loss is given by Vloss(2).
The voltage drop across the deflection coil during scan is
determined by the coil impedance. For the first part of the
scan the inductive contribution and the ohmic contribution
to the total coil voltage drop are of opposite sign, while for
the second part of the scan the inductive part and the
ohmic part have the same sign.
For the vertical frequency the maximum frequency
occurring must be applied to the calculations.
The required power supply voltage VP for the first part of
the scan is given by:
The required power supply voltage VPfor the second part
of the scan is given by:
The minimum required supply voltage VP shall be the
highest of the two values VP(1) and VP(2). Spread in supply
voltage and component values also has to be taken into
account.
Vidif()pp–()I
i1 p p–()
R
CV1
×I–i2 p p–()
()R
CV2
×–=
RMVidif()pp–()
I
op p–()
----------------------------
=
handbook, halfpage
TV SIGNAL
PROCESSOR
C6
2.2 nF
C7
2.2 nF
1
2
INA
INB
RCV1
2.2 kΩ
RCV2
2.2 kΩ
II(bias)
0
II(bias)
0
Ii1(p-p)
Ii2(p-p)
MBL366
Fig.5 Input Circuit
Vidif()pp–()290µA 2.2kΩ290µA–2.2kΩ×()–×1.27V==
V
P1() I
coil peak()
R
coil RM
+()
L
coil 2Icoil peak()
f
vert max()
V
loss 1()
+××–×=
V
P2() I
coil peak()
R
coil RM
+()×=
L
coil 2Icoil peak()
f
vert max()
V
loss 2()
+××+
2002 Jan 21 11
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
Flyback supply voltage calculation
If the flyback time is known, the required flyback supply
voltage can be calculated by the simplified formula:
where:
The flyback supply voltage calculated this way is
approximately 5% to 10% higher than required.
Calculation of the power dissipation of the vertical
output stage
The IC total power dissipation is given by the formula:
Ptot =P
sup −PL
The power to be supplied is given by the formula:
In this formula 0.3 [W] represents the average value of the
losses in the flyback supply.
The average external load power dissipation in the
deflection coil and the measuring resistor is given by the
formula:
Example
Table 1 Application values
Table 2 Calculated values
Heatsink calculation
The value of the heatsink can be calculated in a standard
way with a method based on average temperatures. The
required thermal resistance of the heatsink is determined
bythemaximumdie temperatureof 150 °C.In generalwe
recommend to design for an average die temperature
not exceeding 130 °C.
EXAMPLE
Measured or given values: Ptot = 6 W; Tamb(max) =40°C;
Tj= 120 °C; Rth(j-c) = 4 K/W; Rth(c-h) = 2 K/W.
The required heatsink thermal resistance is given by:
When we use the values given we find:
The heatsink temperature will be:
Th=T
amb +(R
th(h-a) ×Ptot)=40+(7×6) = 82 °C
SYMBOL VALUE UNIT
Icoil(peak) 1.2 A
Icoil(p-p) 2.4 A
Lcoil 5mH
R
coil 6Ω
RM0.6 Ω
fvert 50 Hz
tFB 640 µs
VFB Icoil p p–()
R
coil RM
+
1e
t–
FB x⁄
–
---------------------------
×=
xLcoil
Rcoil RM
+
---------------------------
=
Psup VPIcoil peak()
2
------------------------ VP0.015 [A] 0.3 [W]+×+×=
PLIcoil peak()
()
2
3
-------------------------------- Rcoil RM
+()×=
SYMBOL VALUE UNIT
VP14 V
RM+R
coil (hot) 7.8 Ω
tvert 0.02 s
x 0.000641
VFB 30 V
Psup 8.91 W
PL3.74 W
Ptot 5.17 W
Rth h a–()T
j
T
amb
–
Ptot
------------------------ Rth j c–()
R
th c h–()
+()–=
R
th h a–()120 40–
6
---------------------- 42+()–7 K/W==
2002 Jan 21 12
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
INTERNAL PIN CONFIGURATION
PIN SYMBOL EQUIVALENT CIRCUIT
1 INA
2 INB
3V
P
4 OUTB
5 GND
6V
FB
7 OUTA
1300 Ω
MBL100
2300 Ω
MBL102
MGS805
6
3
7
4
5
2002 Jan 21 13
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
8 GUARD
9 FEEDB
PIN SYMBOL EQUIVALENT CIRCUIT
MBL103
8
300 Ω
MBL101
9
300 Ω
2002 Jan 21 14
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
PACKAGE OUTLINE
REFERENCES
OUTLINE
VERSION EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC EIAJ
DIMENSIONS (mm are the original dimensions)
Notes
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
2. Plastic surface within circle area D1 may protrude 0.04 mm maximum.
SOT523-1
0 10 mm5
scale
wM
bp
Dh
q1
Z
19
e
e
1m
e
2
x
A
2
non-concave
D1
D
P
kq2
L3
L2
L
Qc
E
98-11-12
00-07-03
DBS9P: plastic DIL-bent-SIL power package; 9 leads (lead length 12/11 mm); exposed die pad SOT523-1
view B: mounting base side
B
UNIT bpL1
cD
(1) DhLq
2
mm 2.7
2.3
A2(2)
0.80
0.65 0.58
0.48 13.2
12.8
D1(2)
6.2
5.8 3.5
Eh
3.5
e
2.54
e1
1.27
e2
5.08 4.85
QE(1)
14.7
14.3
Z(1)
1.65
1.10
11.4
10.0
L2
6.7
5.5
L3
4.5
3.7 3.4
3.1 1.15
0.85
q
17.5
16.3
q1
2.8
m
0.8
v
3.8
3.6
3.0
2.0 12.4
11.0
Pk
0.02
x
0.3
w
Eh
L1
q
vM
2002 Jan 21 15
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
SOLDERING
Introduction to soldering through-hole mount
packages
This text gives a brief insight to wave, dip and manual
soldering.A morein-depthaccount of solderingICs can be
found in our
“Data Handbook IC26; Integrated Circuit
Packages”
(document order number 9398 652 90011).
Wave soldering is the preferred method for mounting of
through-hole mount IC packages on a printed-circuit
board.
Soldering by dipping or by solder wave
The maximum permissible temperature of the solder is
260 °C; solder at this temperature must not be in contact
with the joints for more than 5 seconds.
Thetotalcontacttimeofsuccessivesolderwavesmustnot
exceed 5 seconds.
The device may be mounted up to the seating plane, but
the temperature of the plastic body must not exceed the
specified maximum storage temperature (Tstg(max)). If the
printed-circuit board has been pre-heated, forced cooling
may be necessary immediately after soldering to keep the
temperature within the permissible limit.
Manual soldering
Apply the soldering iron (24 V or less) to the lead(s) of the
package, either below the seating plane or not more than
2 mm above it. If the temperature of the soldering iron bit
is less than 300 °C it may remain in contact for up to
10 seconds. If the bit temperature is between
300 and 400 °C, contact may be up to 5 seconds.
Suitability of through-hole mount IC packages for dipping and wave soldering methods
Note
1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
PACKAGE SOLDERING METHOD
DIPPING WAVE
DBS, DIP, HDIP, SDIP, SIL suitable suitable(1)
2002 Jan 21 16
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
DATA SHEET STATUS
Notes
1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was
published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
DATA SHEET STATUS(1) PRODUCT
STATUS(2) DEFINITIONS
Objective data Development This data sheet contains data from the objective specification for product
development. Philips Semiconductors reserves the right to change the
specification in any manner without notice.
Preliminary data Qualification This data sheet contains data from the preliminary specification.
Supplementary data will be published at a later date. Philips
Semiconductors reserves the right to change the specification without
notice, in order to improve the design and supply the best possible
product.
Product data Production This data sheet contains data from the product specification. Philips
Semiconductors reserves the right to make changes at any time in order
to improve the design, manufacturing and supply. Changes will be
communicated according to the Customer Product/Process Change
Notification (CPCN) procedure SNW-SQ-650A.
DEFINITIONS
Short-form specification The data in a short-form
specification is extracted from a full data sheet with the
same type number and title. For detailed information see
the relevant data sheet or data handbook.
Limiting values definition Limiting values given are in
accordance with the Absolute Maximum Rating System
(IEC 60134). Stress above one or more of the limiting
values may cause permanent damage to the device.
These are stress ratings only and operation of the device
atthese oratany otherconditionsabove thosegivenin the
Characteristics sections of the specification is not implied.
Exposure to limiting values for extended periods may
affect device reliability.
Application information Applications that are
described herein for any of these products are for
illustrative purposes only. Philips Semiconductors make
norepresentationor warrantythatsuchapplicationswill be
suitable for the specified use without further testing or
modification.
DISCLAIMERS
Life support applications These products are not
designed for use in life support appliances, devices, or
systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips
Semiconductorscustomersusingorsellingthese products
for use in such applications do so at their own risk and
agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Right to make changes Philips Semiconductors
reserves the right to make changes, without notice, in the
products, including circuits, standard cells, and/or
software, described or contained herein in order to
improve design and/or performance. Philips
Semiconductors assumes no responsibility or liability for
theuseofanyoftheseproducts,conveysnolicenceortitle
under any patent, copyright, or mask work right to these
products,and makes norepresentationsor warranties that
these products are free from patent, copyright, or mask
work right infringement, unless otherwise specified.
2002 Jan 21 17
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
NOTES
2002 Jan 21 18
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
NOTES
2002 Jan 21 19
Philips Semiconductors Product specification
Full bridge vertical deflection output circuit
in LVDMOS TDA8359J
NOTES
© Koninklijke Philips Electronics N.V. 2002 SCA74
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Philips Semiconductors – a world wide company
Contact information
For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825
For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.
Printed in The Netherlands 753504/25/02/pp20 Date of release: 2002 Jan 21 Document order number: 9397 750 08868
