\
DATA SHEE
T
SURFACE-MOUNT CERAMIC
MULTILAYER CAPACITORS
C-Array: Class 1, NP0
50
V
size 0612 (4 × 0603)
Product Specification – Jul 18, 2003 V.7
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 2 www.yageo.com
FEATURES
• 4 × 0603 capacitors (of the same
capacitance value) per array
• Less than 50% board space of an
equivalent discrete component
• High volumetric efficiency
• Dense dielectric layers
• Supplied in tape on reel
• Increased throughput by time
saved in mounting
• Cost savings on manufacturing
time.
APPLICATIONS
• Professional electronics
• High density consumer
electronics
• Automotive.
DESCRIPTION
Each capacitor element consists of a
rectangular block of ceramic
dielectric in which a number of
interleaved precious metal
electrodes are contained. This
structure gives rise to a high
capacitance per unit volume.
The inner electrodes are connected
to the two terminations, silver dipped
with a barrier layer of plated nickel
and finally covered with a layer of
plated tin (NiSn). An outline of the
structur e is sh own in Fig.1.
QUICK REFER ENCE DA TA
DESCRIPTION VALUE
Rated voltage UR (DC) 50 V (IEC)
Capacitance range (E12 series) 10 pF to 1 nF
Tolerance on capacitance ±5%, ±10%
Test voltage (DC) for 1 minute 2.5 × UR
Sectional specifications IEC 60384-10, second edition 1989-04;
also based on CECC 32 100
Detailed specification based on CECC 32 101-801
Climatic category (IEC 60068) 55/125/56
HBK091
Fig.1 Simplified outline.
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 3 www.yageo.com
MECHANICAL DATA
L
PA
B
W
T
HBK092
Fig.2. Dimensional outline.
For dimensions see Table 1.
Physical dimensions
Table 1 Capacitor dimensions; see Fig.2
CASE SIZE L W T A B P
Dimensions in millimetres
0612
(4 × 0603) 3.2 ±0.15 1.60
±0.15 0.80
±0.10 0.40
±0.10 0.30
±0.20 0.80
±0.10
Dimensions in inches
0612
(4 × 0603) 0.126 ±0.006 0.063 ±0.006 0.032 ±0.004 0.016 ±0.004 0.012 ±0.008 0.031 ±0.004
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 4 www.yageo.com
DIMENSIONS OF SOLD ER LANDS
handbook, 4 columns
E D
B
C
A
CCC314
solder land
Fig.3 Recommended dimensions of solder lands.
For dimensions see Table 2.
Table 2 Solder land dimensions; see Fig.3
FOOTPRINT DIMENSIONS
(mm)
CASE SIZE A B C D E
0612
(4 × 0603) 2.54 ±0.15 0.89
±0.10 0.76
±0.10 0.80
±0.10 0.45
±0.10
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 5 www.yageo.com
SELECTION CHART FOR 50 V
50 V
C
(pF)
LAST TWO
DIGITS OF
12NC 0612 (4 × 0603)
10 23
12 24
15 25
18 26
22 27
27 28
33 29
39 31
47 32
56 33
68 34
82 35
100 36 0.8
±
0.1
120 37
150 38
180 39
220 41
270 42
330 43
390 44
470 45
560 46
680 47
820 48
1 000 49
Note
1. Values in shaded cells indicate thickness class.
Thickness classification and packing quantities
8 mm TAPE WIDTH QUANTITY PER REEL
∅180 mm; 7"
THICKNESS
CLASSIFICATION
(mm) PAPER
0.8 ±0.1 4 000
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 6 www.yageo.com
ORDERING INF OR MATION
Com
p
onents ma
y
be ordered b
y
usin
g
either a Ph
y
com
p
’s uni
ue 12NC or sim
le 15-di
g
it clear text code.
Ordering code 12NC (preferred)
handbook, full pagewidth
2 2 X X X X X X 1 X X X
Carrier type
55 paper
Voltage
14 50 V
Size
6 0612 (4 x 0603)
Capacitance value
(1)
Tolerance
5
6
see selection chart
±5%
±10%
Packaging
1 reel: ∅180 mm; 7"
scm005
(1) Quantity on reel depends on thickness classification, see section “Thickness classification and packing quantities”.
Clear text code
Example: 0612CG102J9B200
Size
Code Temp.
Char. Capacitance Tol. Vol. Termination Packing Marking Series
0612
(4 × 0603) CG = NP 0 102 = 1000 pF;
the third digit
signifies the
multiplying factor:
0 = × 1
1 = × 10
2 = × 100
J = ±5%
K = ±10% 9 = 50 V B = NiSn 2 = 180 mm; 7" paper 0 = no marking 0 = conv.
ceramic
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 7 www.yageo.com
ELECTRICAL CHARACTERISTICS
Class 1 capacitors; NP0 dielectric; NiSn terminations
Unless otherwise stated all electrical values apply at an ambient temperature of 20 ±1 °C, an atmospheric pressure of
86 to 106 kPa, and a relative humidity of 63 to 67%.
DESCRIPTION VALUE
Capacitance range (E12 series); note 1 10 pF to 1 nF
Tolerance on capacitance after 1000 hours ±5%; 10%
Test voltage (DC) for 1 minute 2.5 × UR
Tan δ; note 1 ≤ 0.1%
Insulation resistance after 1 minute at UR (DC): Rins ≥100 GΩ
Temperature coefficient (0 ±30) × 10−6/K
Note
1. Measured at 1 V, 1 MHz for C ≤ 1000 pF and at 1 V, 1 kHz for C > 1000 pF, using a four-gauge method.
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 8 www.yageo.com
40
40
40
MEA607
20
0
20
0 40 80 120
T ( C)
o
TC
(x10 /K)
6
Fig.4 Typical temperature coefficient as a
function of temperature.
15
5
Ð 5
Ð 15
MEA614
0102030
10
0
Ð 10
40 50
VDC (V)
∆
C
(%)
C
Fig.6 Typical capacitance change with respect to
the capacitance at 1 V as a function of DC
voltage.
MEA608
7.5
5
2.5
0– 40 0 40 80 120
T ( C)
o
tan δ
(x 10 )
– 4
10
Fig.5 Typical tan
δ
as a function of temperature.
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 9 www.yageo.com
TESTS AND REQUIREME NTS
Table 3 Test procedures and requirements
IEC
60384-10/
CECC 32 100
CLAUSE
IEC
60068-2
TEST
METHOD
TEST PROCEDURE REQUIREMENTS
4.4 mounting the capacitors may be
mounted on printed-circuit
boards or ceramic substrates
by applying wave soldering,
reflow soldering (including
vapour phase soldering) or
conductive adhesive
no visible damage
4.5 visual inspection and
dimension check any applicable method usi ng
×10 magnification in accordance with
specification
4.6.1 capacitance (measured
1000 hours after date of
manufacture)
f = 1 kHz; measuring voltage
1 Vrms at 20 °C within specified tolerance
4.6.2 tan δ f = 1 kHz; measuring voltage
1 Vrms at 20 °C in accordance with
specification
4.6.3 insulation resistance
at UR (DC) for 1 minute in accordance with
specification
4.6.4 voltage proof 2.5 × UR for 1 minute no breakdown or flashover
4.7.1 temperature coefficient between minimum and
maximum temperature in accordance with
specification
4.8 adhesion a force of 5 N applied for
10 s to the line joining the
terminations and in a plane
parallel to the substrate
no visible damage
4.9 bond strength of plating
on end face mounted in accordance with
IEC 60384 10, paragraph 4.4
conditions: bending 1 mm at
a rate of 1 mm/s, radius jig
340 mm
no visible damage
∆C/C: ≤10%
resistance to soldering
heat; jig clamps to the
second component in
the longitudinal line
260 ±5 °C for 10 ±0.5 s
in a static solder bath the terminations shall be
well tinned after recovery
∆C/C: ±10%
4.10 Tb
resistance to leaching;
jig clamps to the second
component in the
longitudinal line
260 ±5 °C for 30 ±1 s
in a static solder bath using visual enlargement
of ×10, dissolution of the
terminations shall not
exceed 10%
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 10 www.yageo.com
IEC
60384-10/
CECC 32 100
CLAUSE
IEC
60068-2
TEST
METHOD
TEST PROCEDURE REQUIREMENTS
4.11 Ta solderability; jig
clamps to the
second
component
along the
longitudinal line
zero hour test, and test after
storage (20 to 24 months) in
original packing in normal
atmosphere;
unmounted chips completely
immersed for 2 ±0.5 s in a solder
bath at 235 ±5 °C
the terminations shall be
well tinned
4.12 Na rapid change of
temperature Preconditioning:
between minimum and maximum
temperature, 5 cycles
no visible damage after
24 hours recovery;
∆°C/C: ≤15%
4.14 Ca damp heat Preconditioning:
56 days at 40 °C; 90 to 95% RH;
UR applied
after 48 hours recovery:
∆°C/C: ±15%
tan δ: 7%
Rins: 1000 MΩ or RiCR ≥ 25 s,
whichever is less
4.15 endurance Preconditioning:
(thermal treatment)
2 × UR at 125 °C for 1000 hours,
recovery 48 ±4 hours at room
temperature
after 48 hours recovery:
∆°C/C: ±20%
tan δ: 7%
Rins: 2000 MΩ or RiCR ≥ 25 s,
whichever is less
Phycomp Product specification
Surface-mount ceramic
multilayer capacitors C Array: Class 1, NP0 50 V
size 0612 (4 × 0603)
2003 Jul 18 Rev.7 11 www.yageo.com
REVISION HISTORY
Revision Date Change
Notification Description
Rev.5 2001 May 30 - - Converted to Phycomp brand
Rev.6 2003 Mar 04 - - Updated company logo
Rev.7 2003 Jul 18 - - Cover page revised