FEATURES DESCRIPTION
ClockWorks™
SY100S811
FINAL
Rev.: F Amendment: /0
Issue Date: October, 1998
SINGLE SUPPLY 1:9
PECL/TTL-TO-PECL
■PECL version of popular ECLinPS E111
■Low skew
■Guaranteed skew spec
■VBB output
■TTL enable input
■Selectable TTL or PECL clock input
■Single +5V supply
■Differential internal design
■Similar pin configuration to E111
■PECL I/O fully compatible with industry standard
■Internal 75KΩ PECL input pull-down resistors
■Available in 28-pin PLCC and SOIC packages
The SY100S811 is a low skew 1-to-9 PECL differential
driver designed for clock distribution in new, high-
performance PECL systems. It accepts either a PECL
clock input or a TTL input by using the TTL enable pin TEN.
When the TTL enable pin is HIGH, the TTL input is enabled
and the PECL input is disabled. When the enable pin is set
LOW, the TTL input is disabled and the PECL input is
enabled.
The device is specifically designed and produced for low
skew. The interconnect scheme and metal layout are
carefully optimized for minimal gate-to-gate skew within
the device. Wafer characterization and process control
ensure consistent distribution of propagation delay from lot
to lot. Since the S811 shares a common set of “basic”
processing with the other members of the ECLinPS family,
wafer characterization at the point of device personalization
allows for tighter control of parameters, including
propagation delay.
To ensure that the skew specification is met, it is
necessary that both sides of the differential output are
terminated into 50Ω, even if only one side is being used. ln
most applications, all nine differential pairs will be used
and, therefore, terminated. In the case where fewer than
nine pairs are used, it is necessary to terminate at least the
output pairs on the same package side (i.e. sharing the
same VCCO as the pair(s) being used on that side) in order
to maintain minimum skew.
The VBB output is intended for use as a reference
voltage for single-ended reception of PECL signals to that
device only. When using VBB for this purpose, it is
recommended that VBB is decoupled to VCC via a 0.01µF
capacitor.
BLOCK DIAGRAM
PIN CONFIGURATION
TOP VIEW
PLCC
J28-1
26
27
28
1
2
3
4
18
17
16
15
14
13
12
Q3
Q4
VCCO
Q5
Q3
Q4
Q5
25 24 23 22 21 20 19
567891011
VCC
VEE
EIN
VBB
TIN
TEN
EIN
VCCO
Q7
Q6
Q8
Q8
Q7
Q6
Q0
Q1
VCCO
Q2
Q0
Q1
Q2
V
BB
Q
0
Q
0
Q
1
Q
1
Q
2
Q
2
Q
3
Q
3
Q
4
Q
4
Q
5
Q
5
Q
6
Q
6
Q
7
Q
7
Q
8
Q
8
E
IN
E
IN
0
1
T
IN
T
EN
1
2
Micrel
VCC = VCCO = +5.0V ± 5%
TA = 0°CTA = +25°CTA = +85°C
Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
VBB Output Reference(1) 3.62 —3.74 3.62 —3.74 3.62 —3.74 V
Voltage
IIH Input HIGH Current ——150 ——150 ——150 µA
IIL Input LOW Current 0.5 ——0.5 ——0.5 ——µA
VIH Input HIGH Voltage(1) 3.835 —4.120 3.835 —4.120 3.835 —4.120 V
VIL Input LOW Voltage(1) 3.190 —3.525 3.190 —3.525 3.190 —3.525 V
VOH Output HIGH Voltage(2) VCC –1025 VCC –955 VCC –870 VCC –1025 VCC –955 VCC –870 VCC –1025 VCC –955 VCC –870 mV
VOL Output LOW Voltage(2) VCC –1890 VCC –1705 VCC –1620 VCC –1890 VCC –1705 VCC –1620 VCC –1890 VCC –1705VCC –1620 mV
ICC Power Supply(3) —53 65 —53 65 —60 74 mA
Current
TRUTH TABLE
TEN EIN TIN Q
LLXL
LHXH
HXLL
HXHH
Pin Function
EIN, EIN Differential PECL Input Pair
TIN TTL Input
TEN TTL Input Enable
Q0, Q0 – Q8, Q8Differential PECL Outputs
VBB VBB Output
VCC PECL VCC (+5.0V)
VEE PECL Ground (0V)
PIN NAMES
PECL DC ELECTRICAL CHARACTERISTICS
NOTES:
1. VCC = VCCO = 5.0V
2. VIN = VIH (Max.) or VIL (Min.) Loading with 50Ω to VCC –2V.
3. All inputs and outputs open.
PIN CONFIGURATION
ClockWorks™
SY100S811
1
2
3
4
5
6
7
8
9
10
11
12
13
14
27
28
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
V
B
B
T
IN
Q
8
Q
8
Q
7
V
CCO
Q
7
Q
6
Q
6
Q
5
Q
5
Q
4
T
EN
V
EE
Q
0
Q
0
Q
1
V
CCO
Q
1
Q
2
Q
2
Q
3
Q
3
Q
4
V
CCO
TOP VIEW
SOIC
Z28-1
E
IN
E
IN
3
Micrel
TTL DC ELECTRICAL CHARACTERISTICS
AC ELECTRICAL CHARACTERISTICS(1–6)
NOTES:
1. Part-to-part skew is defined as Max. — Min. value at the given temperature.
2. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the
differential output signals.
3. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
4. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
5. VPP (min.) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The VPP (min.) is AC limited for
the S811, as a differential input as low as 50mV will still produce full PECL levels at the output.
6. VCMR is defined as the range within which the VIH level may vary, with the device still meeting the propagation delay specification. The VIL level must
be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to VPP (min.).
PRODUCT ORDERING CODE
Ordering Package Operating
Code Type Range
SY100S811JC J28-1 Commercial
SY100S811JCTR J28-1 Commercial
SY100S811ZC Z28-1 Commercial
SY100S811ZCTR Z28-1 Commercial
ClockWorks™
SY100S811
VCC = VCCO = +5.0V ± 5%
TA = 0°CTA = +25°CTA = +85°C
Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
VIH Input HIGH Voltage 2.0 ——2.0 ——2.0 ——V
VIL Input LOW Voltage ——0.8 ——0.8 ——0.8 V
IIH Input HIGH Current(1),(2) —— 20 ——20 ——20 µA
——100 ——100 ——100
IIL Input LOW Current(3) ——–0.6 ——–0.6 ——–0.6 mA
VIK Input Clamp Voltage(4) ——–1.2 ——–1.2 ——–1.2 V
NOTES:
1. VIN = 2.7V
2. VIN = 5.0V
3. VIN = 0.5V
4. IIN = -18mA
VCC = VCCO = +5.0V ± 5%
TA = 0°CTA = +25°CTA = +85°C
Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
tPLH Propagation Delay to Output(1) ps
tPHL EIN (differential)(2) 430 —630 430 —630 430 —630
EIN (single-ended)(3) 330 —730 330 —730 330 —730
TIN 350 —950 350 —950 350 —950
tskew Within-Device skew(4) —25 50 —25 50 —25 50 ps
VPP Minimum PECL Input Swing(5) 250 ——250 ——250 ——mV
VCMR PECL Common Mode Range(6) –1.6 —–0.4 –1.6 —–0.4 –1.6 —–0.4 V
trOutput Rise/Fall Times 275 375 600 275 375 600 275 375 600 ps
tf20% to 80%
4
Micrel
28 LEAD PLCC (J28-1)
Rev. 03
5
Micrel
28 LEAD SOIC .300" WIDE (Z28-1)
Rev. 02
MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
