74ABT2240PW,112 - NXP Semiconductors

March 1994

Revised November 1999

74ABT2240 Octal Buffer/Line Driver with 25Ω Series Resistors in the Outputs

74ABT2240

Octal Buffer/Line Driver with

25Ω Series Resistors in the Outputs

General Description

The ABT2240 is an inverting octal buffer and line driver

designed to drive the capacitive inputs of MOS memory

drivers, address drivers, clock drivers, and bus-oriented

transmitters/receivers.

The 2 5Ω series resist ors in t he out puts reduc e ringi ng a nd

eliminate the need for external resistors.

Features

■Guaranteed latchup protection

■High impedance glitch-free bus loading during entire

power up and power down cycle

■Nondestructive hot insertion capability

Ordering Code:

Devices also available in Tape and R eel. Speci fy by append ing letter suffix “X” to the ordering co de.

Connection Diagram

Schematic of Each Output

Pin Descriptions

Truth Table

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Order Number Package Number Package De scription

74ABT2240CSC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body

74ABT2240CSJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

74ABT2240CMSA MSA20 20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide

74ABT2240CMTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Pin Names Descriptions

OE1, OE2Output Enable Input (Active LOW)

D0–D7Data Inputs

O0–O7Outputs

OE1I0–3 O0–3 OE2I4–7 O4–7

H X Z H X Z

L H L L H L

L L H L L H

www.fairchildsemi.com 2

74ABT2240

Absolute Maximum Ratings(Note 1) Recommended Operating

Conditions

Note 1: Absolute maximum ratings are values beyond which the device

may be damaged or have its useful life impaired. Functional operation

under th es e conditi ons is not im plied.

Note 2: Eith er v oltage lim it or c urrent limit is sufficien t to prot ect inputs .

DC Electrical Characteristics

Note 3: Guaranteed, but not tested.

Note 4: For 8 bits toggling, ICCD < 0.8 mA/ M H z .

Storage Temperature −65°C to +150°C

Ambient Temperature under Bias −55°C to +125°C

Junction Temperature under Bias −55°C to +150°C

VCC Pin Potential to Ground Pin −0.5V to +7.0V

Input Voltage (Note 2) −0.5V to +7.0V

Input Curr en t (Note 2) −30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disab led or

Power- off State −0.5V to 5.5V

in the HIGH State −0.5V to VCC

Current Applied to Output

in LOW State (Max) twice the rated IOL (mA)

DC Latchup Source Current

(Across Comm Operating Range) −300 mA

Over Voltage Latchup (I/O) 10V

Free Air Ambient Temperature −40°C to +85°C

Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate (∆V/∆t)

Data Input 50 mV/ns

Enable Input 20 mV/ns

Symbol Parameter Min Typ Max Units VCC Conditions

VIH Input HIGH Voltage 2.0 V Recognized HIGH Signal

VIL Input LOW Voltage 0.8 V Recognized LOW Signal

VCD Input Clamp Diode Voltage −1.2 V Min IIN = −18 mA

VOH Output HIGH 2.5 V Min IOH = −3 mA

Voltage 2.0 V Min IOH = −32 mA

VOL Output LOW Voltage 0.8 V Min IOL = 15 mA

IIH Input HIGH Current 1 µAMax

VIN = 2.7V (Note 3)

IN = V CC

IBVI Input HIGH Current Breakdown Test 7 µAMaxV

IN = 7.0V

I IL Input LOW Current −1µAMax

VIN = 0.5V (Note 3)

−1V

IN = 0.0V

VID Input Leakage Test V 0.0 IID = 1.9 µA

All Other Pins Grounded

IOZH Output Leakage Current 10 µA0 − 5.5V VOUT = 2.7V; OEn = 2.0V

IOZL Output Leakage Current −10 µA0 − 5.5V VOUT = 0.5V; OEn = 2.0V

IOS Output Short-Circuit Current −275 mA Max VOUT = 0.0V

ICEX Output HIGH Leakage Current 50 µAMaxV

OUT = V CC

IZZ Bus Drainage Test 100 µA0.0V

OUT = 5.5V; All Others GND

ICCH Power Supply Current 50 µA Max All Outputs HIGH

ICCL Power Supply Current 30 mA Max All Outputs LOW

ICCZ Power Supply Current 50 µAMax

OEn = V CC

All Others at VCCor GND

ICCT Additional Outputs Enabled 1.5 mA VI = V CC − 2.1V

ICC/Input Outputs 3-STATE 1.5 mA Max Enable Input VI = VCC − 2.1V

Outputs 3-STATE 50 µA Data Input VI = VCC − 2.1V

All Others at VCCor GND

ICCD Dynamic ICC No Load mA/ Max Outputs OPEN

(Note 3) 0.1 MHz OEn = GND (Note 4)

One Bit Toggling, 50% Duty Cycle

3 www.fairchildsemi.com

74ABT2240

AC Electrical Characteristics

Capacitance

Note 5: COUT is meas ured at frequenc y f = 1 MHz, per MIL-STD-883, Method 3012.

Symbol Parameter

TA = +25°CT

A = −40°C to +85°C

Units

VCC = +5V VCC = 4.5V–5.5V

CL = 50 pF CL = 50 pF

Min Typ Max Min Max

tPLH Propagation 1.0 4.9 1.0 4.9 ns

tPHL Delay Data to Outputs 1.5 5.3 1.5 5.3

tPZH Output Enable 1.5 6.6 1.5 6.6 ns

tPZL Time 2.7 6.9 2.7 6.9

tPHZ Output Disable 1.9 6.4 1.9 6.4 ns

tPLZ Time 1.9 6.4 1.9 6.4

Symbol Parameter Typ Units Conditions

TA = 25°C

CIN Input Capacitance 5.0 pF VCC = 0V

COUT (Note 5) Output Capacitance 9.0 pF VCC = 5.0V

www.fairchildsemi.com 4

74ABT2240

AC Loading

*Inclu des jig an d probe capacitan c e

FIGURE 1. Standard AC Test Load FIGURE 2. Propagation Delay,

Pulse Width Waveforms

FIGURE 3. Test Input Signal Requirements

AC W aveforms

FIGURE 4. Propagation Delay Waveforms for

Inverting and Non-Inverting Functions

FIGURE 5. 3-STATE Output HIGH

and LOW Enable and Disable Times

FIGURE 6. Test Input Signal Levels

FIGURE 7. Setup Time, Hold Time

and Recovery Time Waveforms

Amplitude Rep. Rate tW tr tf

3.0V 1 MHz 500 ns 2.5 ns 2.5 ns

5 www.fairchildsemi.com

74ABT2240

Physical Dimensions inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body

Package Number M20B

www.fairchildsemi.com 6

74ABT2240

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20-Lead Sma ll Outline Packag e (SOP), EIAJ TYPE II, 5. 3mm Wide

Package Number M20D

7 www.fairchildsemi.com

74ABT2240

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide

Package Number MSA20

www.fairchildsemi.com 8

74ABT2240 Octal Buffer/Line Driver with 25Ω Series Resistors in the Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package Number MTC20

Fairchild does not assu me any responsibility for use of any circuitry de scribed, no circuit patent licenses are implied and

Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT

DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD

SEMICONDUCTOR CORPORATION. As used herein:

1. Life supp or t de vices o r syste ms a re device s or syste ms

which, (a) are intended for surgical implant into the

body, or (b) support or sustain life, and (c) whose failure

to perform when properly used in accordance with

instructions for use provided in the labeling, can be rea-

sonably expected to result in a significant injury to the

user.

2. A cr itical compon ent in any compon ent of a l ife supp ort

device or system whose failure to perform can be rea-

sonabl y ex pect ed to ca use the fa ilure of the lif e su pp ort

device or system, or to affect its safety or effectiveness.