

SNOS751D - APRIL 2000 - REVISED FEBRUARY 2013

# LM6132/LM6134 Dual and Quad Low Power 10 MHz Rail-to-Rail I/O Operational Amplifiers

Check for Samples: LM6132

## **FEATURES**

- (For 5V Supply, Typ Unless Noted) ٠
- Rail-to-Rail Input CMVR -0.25V to 5.25V
- Rail-to-Rail Output Swing 0.01V to 4.99V .
- High Gain-Bandwidth, 10 MHz at 20 kHz
- Slew Rate 12 V/µs
- Low Supply Current 360 µA/Amp
- Wide Supply Range 2.7V to over 24V
- CMRR 100 dB
- Gain 100 dB with  $R_L = 10k$
- PSRR 82 dB

## APPLICATIONS

- **Battery Operated Instrumentation**
- Instrumentation Amplifiers
- Portable Scanners
- Wireless Communications
- **Flat Panel Display Driver**

## Connection Diagram




Figure 1. 8-Pin SOIC/PDIP (Top View) See Package Number D and P



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

## DESCRIPTION

The LM6132/34 provides new levels of speed vs. power performance in applications where low voltage supplies or power limitations previously made compromise necessary. With only 360 µA/amp supply current, the 10 MHz gain-bandwidth of this device supports new portable applications where higher power devices unacceptably drain battery life.

The LM6132/34 can be driven by voltages that exceed both power supply rails, thus eliminating concerns over exceeding the common-mode voltage range. The rail-to-rail output swing capability provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages. The LM6132/34 can also drive large capacitive loads without oscillating.

Operating on supplies from 2.7V to over 24V, the LM6132/34 is excellent for a very wide range of applications, from battery operated systems with large bandwidth requirements to high speed instrumentation.



### Figure 2. 14-Pin SOIC/PDIP (Top View) See Package Number D and NFF0014A



## Absolute Maximum Ratings<sup>(1)(2)</sup>

ESD Tolerance <sup>(3)</sup>	2500V
Differential Input Voltage	15V
Voltage at Input/Output Pin	(V <sup>+</sup> )+0.3V, (V <sup>−</sup> )−0.3V
Supply Voltage (V <sup>+</sup> –V <sup>-</sup> )	35V
Current at Input Pin	±10 mA
Current at Output Pin <sup>(4)</sup>	±25 mA
Current at Power Supply Pin	50 mA
Lead Temp. (soldering, 10 sec.)	260°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature <sup>(5)</sup>	150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Human body model, 1.5 k $\Omega$  in series with 100 pF.

(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(5) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

## Operating Ratings<sup>(1)</sup>

Supply Voltage		$1.8V \le V^+ \le 24V$
Junction Temperature Range	LM6132, LM6134	−40°C ≤ T <sub>J</sub> ≤ +85°C
Thermal resistance ( $\theta_{JA}$ )	P Package, 8-pin PDIP	115°C/W
	D Package, 8-pin SOIC	193°C/W
	NFF0014A Package, 14-pin PDIP	81°C/W
	D Package, 14-pin SOIC	126°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical characteristics.



## **5.0V DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5.0V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$  to  $V^+/2$ . Boldface limits apply at the temperature extremes

Symbol	Parameter	Conditions	Тур (1)	LM6134AI LM6132AI Limit (2)	LM6134BI LM6132BI Limit (2)	Units
V <sub>OS</sub>	Input Offset Voltage		0.25	2 4	6 <b>8</b>	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		5			μV/C
I <sub>B</sub>	Input Bias Current	$0V \le V_{CM} \le 5V$	110	140 <b>300</b>	180 <b>350</b>	nA max
I <sub>OS</sub>	Input Offset Current		3.4	30 <b>50</b>	30 <b>50</b>	nA max
R <sub>IN</sub>	Input Resistance, CM		104			MΩ
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 4V$	100	75 <b>70</b>	75 <b>70</b>	dB
		$0V \le V_{CM} \le 5V$	80	60 <b>55</b>	60 <b>55</b>	min
PSRR	Power Supply Rejection Ratio	$\pm 2.5V \le V^+ \le \pm 12V$	82	78 <b>75</b>	78 <b>75</b>	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range		-0.25 5.25	0 5.0	0 5.0	V
A <sub>V</sub>	Large Signal Voltage Gain	R <sub>L</sub> = 10k	100	25 <b>8</b>	15 <b>6</b>	V/mV min
Vo	Output Swing	100k Load	4.992	4.98 <b>4.93</b>	4.98 <b>4.93</b>	V min
			0.007	0.017 <b>0.019</b>	0.017 <b>0.019</b>	V max
		10k Load	4.952	4.94 <b>4.85</b>	4.94 <b>4.85</b>	V min
			0.032	0.07 <b>0.09</b>	0.07 <b>0.09</b>	V max
		5k Load	4.923	4.90 <b>4.85</b>	4.90 <b>4.85</b>	V min
			0.051	0.095 <b>0.12</b>	0.095 <b>0.12</b>	V max
I <sub>SC</sub>	Output Short Circuit Current LM6132	Sourcing	4	2 2	2 1	mA min
		Sinking	3.5	1.8 <b>1.8</b>	1.8 <b>1</b>	mA min
lsc	Output Short Circuit Current LM6134	Sourcing	3	2 1.6	2 1	mA min
		Sinking	3.5	1.8 <b>1.3</b>	1.8 <b>1</b>	mA min
I <sub>S</sub>	Supply Current	Per Amplifier	360	400 <b>450</b>	400 <b>450</b>	μA max

(1) Typical Values represent the most likely parametric normal.

(2) All limits are guaranteed by testing or statistical analysis.

SNOS751D-APRIL 2000-REVISED FEBRUARY 2013

www.ti.com

## **5.0V AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5.0V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Тур (1)	LM6134AI LM6132AI Limit (2)	LM6134BI LM6132BI Limit (2)	Units
SR	Slew Rate	$\pm 4V @ V_S = \pm 6V$ R <sub>S</sub> < 1 k $\Omega$	14	8 7	8 7	V/µs min
GBW	Gain-Bandwidth Product	f = 20 kHz	10	7.4 7	7.4 <b>7</b>	MHz min
θm	Phase Margin	R <sub>L</sub> = 10k	33			deg
G <sub>m</sub>	Gain Margin	R <sub>L</sub> = 10k	10			dB
e <sub>n</sub>	Input Referred Voltage Noise	f = 1 kHz	27			nV/√ <del>Hz</del>
i <sub>n</sub>	Input Referred Current Noise	f = 1 kHz	0.18			pA/√ <del>Hz</del>

(1) Typical Values represent the most likely parametric normal.

(2) All limits are guaranteed by testing or statistical analysis.

## 2.7V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extreme

Symbol	Parameter	Parameter Conditions		LM6134AI LM6132AI Limit (2)	LM6134BI LM6132BI Limit (2)	Units
V <sub>OS</sub>	Input Offset Voltage		0.12	2 8	6 12	mV max
I <sub>B</sub>	Input Bias Current	$0V \le V_{CM} \le 2.7V$	90			nA
l <sub>os</sub>	Input Offset Current		2.8			nA
R <sub>IN</sub>	Input Resistance		134			MΩ
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 2.7V$	82			dB
PSRR	Power Supply Rejection Ratio	$\pm 1.35V \le V^+ \le \pm 12V$	80			dB
V <sub>CM</sub>	Input Common-Mode Voltage Range			2.7 0	2.7 0	V
A <sub>V</sub>	Large Signal Voltage Gain	R <sub>L</sub> = 10k	100			V/mV
Vo	Output Swing	R <sub>L</sub> = 100k	0.03	0.08 <b>0.112</b>	0.08 <b>0.112</b>	V max
			2.66	2.65 <b>2.25</b>	2.65 <b>2.25</b>	V min
I <sub>S</sub>	Supply Current	Per Amplifier	330			μA

(1) Typical Values represent the most likely parametric normal.

(2) All limits are guaranteed by testing or statistical analysis.

## 2.7V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$  to  $V^+/2$ .

Symbol	Parameter	Conditions	Typ (1)	LM6134AI LM6132AI Limit (2)	LM6134BI LM6132BI Limit (2)	Units
GBW	Gain-Bandwidth Product	R <sub>L</sub> = 10k, f = 20 kHz	7			MHz
θ <sub>m</sub>	Phase Margin	$R_L = 10k$	23			deg
G <sub>m</sub>	Gain Margin		12			dB

(1) Typical Values represent the most likely parametric normal.

(2) All limits are guaranteed by testing or statistical analysis.



### 24V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 24V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extreme

Symbol	Parameter	Parameter Conditions		LM6134AI LM6132AI Limit (2)	LM6134BI LM6132BI Limit (2)	Units	
V <sub>OS</sub>	Input Offset Voltage		1.7	3 5	7 9	mV max	
I <sub>B</sub>	Input Bias Current	$0V \le V_{CM} \le 24V$	125			nA	
I <sub>OS</sub>	Input Offset Current		4.8			nA	
R <sub>IN</sub>	Input Resistance		210			MΩ	
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 24V$	80			dB	
PSRR	Power Supply Rejection Ratio	2.7V ≤ V <sup>+</sup> ≤ 24V	82			dB	
V <sub>CM</sub>	Input Common-Mode Voltage Range		-0.25 24.25	0 24	0 24	V min V max	
A <sub>V</sub>	Large Signal Voltage Gain	R <sub>L</sub> = 10k	102			V/mV	
Vo	Output Swing	R <sub>L</sub> = 10k	0.075 23.86	0.15 23.8	0.15 23.8	V max V min	
I <sub>S</sub>	Supply Current	Per Amplifier	390	450 <b>490</b>	450 <b>490</b>	μA max	

(1) Typical Values represent the most likely parametric normal.

(2) All limits are guaranteed by testing or statistical analysis.

## 24V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C,  $V^+ = 24V$ ,  $V^- = 0V$ ,  $V_{CM} = V_0 = V^+/2$  and  $R_L > 1 \text{ M}\Omega$  to  $V^+/2$ .


Symbol	Parameter	Conditions	Тур (1)	LM6134AI LM6132AI Limit (2)	LM6134BI LM6132BI Limit (2)	Units
GBW	Gain-Bandwidth Product	R <sub>L</sub> = 10k, f = 20 kHz	11			MHz
θ <sub>m</sub>	Phase Margin	$R_L = 10k$	23			deg
G <sub>m</sub>	Gain Margin	$R_L = 10k$	12			dB
THD + N	Total Harmonic Distortion and Noise	$A_V = +1, V_O = 20V_{P-P}$ f = 10 kHz	0.0015			%


(1) Typical Values represent the most likely parametric normal.


(2) All limits are guaranteed by testing or statistical analysis.

TEXAS INSTRUMENTS


www.ti.com












6



Typical Performance Characteristics (continued)











Figure 11.





SNOS751D - APRIL 2000 - REVISED FEBRUARY 2013

Negative PSRR



 $\mathrm{dV}_{\mathrm{OS}}$ vs. Output Voltage 100 ٧<sub>S</sub> = 3V 80 60 40 dVos ( $\mu$ V) 20 100k 0 -20 10k -40 -60 -80 -100 1.5 2 0 0.5 1 2.5 3 OUTPUT VOLTAGE (V) Figure 14.

Texas **NSTRUMENTS** 

 $V_{\rm S} = 10V$ 

100k

10k

5 6 7 8 9 10

+85°C

100

+25°C +85°C

100

+25°C


-40°C

1k

10k

www.ti.com

SNOS751D-APRIL 2000-REVISED FEBRUARY 2013




## **Typical Performance Characteristics (continued)**


1k


10k



## **Typical Performance Characteristics (continued)** $T_A = 25^{\circ}C$ , $R_L = 10 \text{ k}\Omega$ unless otherwise specified Output Voltage vs. Sourcing Current 10 -40°C $V_S = 3V$ OUTPUT SOURCING CIRRENT (mA) +25°C ⊦85°C 0.1 10 100 1k 10k 1 OUTPUT SWING FROM V+ (mV) Figure 21. **Output Voltage** vs. Sourcing Current 10 $V_{\rm S} = 10V$ +25°C OUTPUT SOURCING CIRRENT (mA) 40°C +85°C 1 0.1 1 10 100 1k 10k OUTPUT SWING FROM V+ (mV) Figure 23. Noise Current vs. Frequency 100 NOISE CURRENT (pA/VHz) 10 1 0.1 0.001 0.01 0.1 1 10 100 1000 10000 FREQUENCY (Hz) Figure 25.










#### SNOS751D-APRIL 2000-REVISED FEBRUARY 2013

 $T_A = 25^{\circ}C$ ,  $R_L = 10 \text{ k}\Omega$  unless otherwise specified Gain and Phase vs. Frequency 120 180  $V_{S} = \pm 1.35V$ 100 150  $R_L = 1M$ 120 🕤 80 GAIN (dB) PHASE MARGIN 90 60 60 40 30 20  $R_L = \frac{1}{2}k$ 0 0 -20 -30 100 10k 100k 10 1k 1M 10M FREQUENCY (Hz) Figure 27.







GAIN-BANDWIDTH (MHz)

## Typical Performance Characteristics (continued)



### LM6132/34 APPLICATION INFORMATION

The LM6132 brings a new level of ease of use to op amp system design.

With greater than rail-to-rail input voltage range concern over exceeding the common-mode voltage range is eliminated.

Rail-to-rail output swing provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

The high gain-bandwidth with low supply current opens new battery powered applications, where high power consumption, previously reduced battery life to unacceptable levels.

To take advantage of these features, some ideas should be kept in mind.

### ENHANCED SLEW RATE

Unlike most bipolar op amps, the unique phase reversal prevention/speed-up circuit in the input stage eliminates phase reversal and allows the slew rate to be very much a function of the input signal amplitude.


Figure 32 shows how excess input signal is routed around the input collector-base junctions directly to the current mirrors.

The LM6132/34 input stage converts the input voltage change to a current change. This current change drives the current mirrors through the collectors of Q1–Q2, Q3–Q4 when the input levels are normal.

If the input signal exceeds the slew rate of the input stage and the differential input voltage rises above a diode drop, the excess signal bypasses the normal input transistors, (Q1–Q4), and is routed in correct phase through the two additional transistors, (Q5, Q6), directly into the current mirrors.

This rerouting of excess signal allows the slew-rate to increase by a factor of 10 to 1 or more. (See Figure 31).

As the overdrive increases, the op amp reacts better than a conventional op amp. Large fast pulses will raise the slew- rate to around 25V to 30 V/ $\mu$ s.



This effect is most noticeable at higher supply voltages and lower gains where incoming signals are likely to be large.

This speed-up action adds stability to the system when driving large capacitive loads.

SNOS751D-APRIL 2000-REVISED FEBRUARY 2013



## DRIVING CAPACITIVE LOADS

Capacitive loads decrease the phase margin of all op amps. This is caused by the output resistance of the amplifier and the load capacitance forming an R-C phase lag network. This can lead to overshoot, ringing and oscillation. Slew rate limiting can also cause additional lag. Most op amps with a fixed maximum slew-rate will lag further and further behind when driving capacitive loads even though the differential input voltage raises. With the LM6132, the lag causes the slew rate to raise. The increased slew-rate keeps the output following the input much better. This effectively reduces phase lag. After the output has caught up with the input, the differential input voltage drops down and the amplifier settles rapidly.




Figure 32.

These features allow the LM6132 to drive capacitive loads as large as 500 pF at unity gain and not oscillate. The scope photos (Figure 33 and Figure 34) above show the LM6132 driving a 500 pF load. In Figure 33, the lower trace is with no capacitive load and the upper trace is with a 500 pF load. Here we are operating on ±12V supplies with a 20 V<sub>PP</sub> pulse. Excellent response is obtained with a C<sub>f</sub> of 39 pF. In Figure 34, the supplies have been reduced to ±2.5V, the pulse is 4 V<sup>PP</sup> and C<sub>F</sub> is 39 pF. The best value for the compensation capacitor should be established after the board layout is finished because the value is dependent on board stray capacity, the value of the feedback resistor, the closed loop gain and, to some extent, the supply voltage.

Another effect that is common to all op amps is the phase shift caused by the feedback resistor and the input capacitance. This phase shift also reduces phase margin. This effect is taken care of at the same time as the effect of the capacitive load when the capacitor is placed across the feedback resistor.

The circuit shown in Figure 35 was used for these scope photos.




Figure 33.






Figure 34.




Figure 35.

Figure 36 shows a method for compensating for load capacitance (C<sub>O</sub>) effects by adding both an isolation resistor R<sub>O</sub> at the output and a feedback capacitor C<sub>F</sub>directly between the output and the inverting input pin. Feedback capacitor C<sub>F</sub> compensates for the pole introduced by R<sub>O</sub> and C<sub>O</sub>, minimizing ringing in the output waveform while the feedback resistor R<sub>F</sub> compensates for dc inaccuracies introduced by R<sub>O</sub>. Depending on the size of the load capacitance, the value of R<sub>O</sub> is typically chosen to be between 100Ω to 1 kΩ.




Figure 36.

SNOS751D-APRIL 2000-REVISED FEBRUARY 2013



www.ti.com

## **Typical Applications**

### **3 OP AMP INSTRUMENTATION AMP WITH RAIL-TO-RAIL INPUT AND OUTPUT**

Using the LM6134, a 3 op amp instrumentation amplifier with rail-to-rail inputs and rail to rail output can be made. These features make these instrumentation amplifiers ideal for single supply systems.

Some manufacturers use a precision voltage divider array of 5 resistors to divide the common-mode voltage to get an input range of rail-to-rail or greater. The problem with this method is that it also divides the signal, so to even get unity gain, the amplifier must be run at high closed loop gains. This raises the noise and drift by the internal gain factor and lowers the input impedance. Any mismatch in these precision resistors reduces the CMR as well. Using the LM6134, all of these problems are eliminated.

In this example, amplifiers A and B act as buffers to the differential stage (Figure 37). These buffers assure that the input impedance is over 100 M $\Omega$  and they eliminate the requirement for precision matched resistors in the input stage. They also assure that the difference amp is driven from a voltage source. This is necessary to maintain the CMR set by the matching of R1–R2 with R3–R4.




Figure 37.

### FLAT PANEL DISPLAY BUFFERING

Three features of the LM6132/34 make it a superb choice for TFT LCD applications. First, its low current draw (360 µA per amplifier @ 5V) makes it an ideal choice for battery powered applications such as in laptop computers. Second, since the device operates down to 2.7V, it is a natural choice for next generation 3V TFT panels. Last, but not least, the large capacitive drive capability of the LM6132 comes in very handy in driving highly capacitive loads that are characteristic of LCD display drivers.

The large capacitive drive capability of the LM6132/34 allows it to be used as buffers for the gamma correction reference voltage inputs of resistor-DAC type column (Source) drivers in TFT LCD panels. This amplifier is also useful for buffering only the center reference voltage input of Capacitor-DAC type column (Source) drivers such as the LMC750X series.

Since for VGA and SVGA displays, the buffered voltages must settle within approximately 4 µs, the well known technique of using a small isolation resistor in series with the amplifier's output very effectively dampens the ringing at the output.

With its wide supply voltage range of 2.7V to 24V), the LM6132/34 can be used for a diverse range of applications. The system designer is thus able to choose a single device type that serves many sub-circuits in the system, eliminating the need to specify multiple devices in the bill of materials. Along with its sister parts, the LM6142 and LM6152 that have the same wide supply voltage capability, choice of the LM6132 in a design eliminates the need to search for multiple sources for new designs.

SNOS751D - APRIL 2000 - REVISED FEBRUARY 2013

www.ti.com

## **REVISION HISTORY**

Cł	nanges from Revision C (February 2013) to Revision D	Page
•	Changed layout of National Data Sheet to TI format	14



1-Nov-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM6132AIM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LM61 32AIM	
LM6132AIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM61 32AIM	Samples
LM6132AIMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LM61 32AIM	
LM6132AIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM61 32AIM	Samples
LM6132BIM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LM61 32BIM	
LM6132BIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM61 32BIM	Samples
LM6132BIMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LM61 32BIM	
LM6132BIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM61 32BIM	Samples
LM6132BIN	NRND	PDIP	Р	8	40	TBD	Call TI	Call TI	-40 to 85	LM6132 BIN	
LM6132BIN/NOPB	ACTIVE	PDIP	Ρ	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LM6132 BIN	Samples
LM6134AIM	NRND	SOIC	D	14	55	TBD	Call TI	Call TI	-40 to 85	LM6134AIM	
LM6134AIM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM6134AIM	Samples
LM6134AIMX	NRND	SOIC	D	14	2500	TBD	Call TI	Call TI	-40 to 85	LM6134AIM	
LM6134AIMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM6134AIM	Samples
LM6134BIM	NRND	SOIC	D	14	55	TBD	Call TI	Call TI	-40 to 85	LM6134BIM	
LM6134BIM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM6134BIM	Samples
LM6134BIMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM6134BIM	Samples
LM6134BIN	NRND	PDIP	NFF	14	25	TBD	Call TI	Call TI	-40 to 85	LM6134BIN	
LM6134BIN/NOPB	ACTIVE	PDIP	NFF	14	25	Green (RoHS & no Sb/Br)	SN	Level-1-NA-UNLIM	-40 to 85	LM6134BIN	Samples



1-Nov-2013

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM6132AIMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM6132AIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM6132BIMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM6132BIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM6134AIMX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LM6134AIMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LM6134BIMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

23-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM6132AIMX	SOIC	D	8	2500	367.0	367.0	35.0
LM6132AIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM6132BIMX	SOIC	D	8	2500	367.0	367.0	35.0
LM6132BIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM6134AIMX	SOIC	D	14	2500	367.0	367.0	35.0
LM6134AIMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LM6134BIMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## **MECHANICAL DATA**

## NFF0014A





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated