ICS9179- 12 3 DIMM Buffer General Description Features The ICS9179-12 is a buffer intended for reduced pin count 2 - chip Intel BX chipset designs * An I2C interface is included, enabling individual outputs to be turned on or off. With 13 outputs, up to 3 DIMMs are supported. * * * * * * * Thirteen high speed, low noise buffers, supports up to three SDRAM DIMMs. Buffer outputs skew matched to within 250 ps. I2C Serial Configuration interface to allow individual OUTPUTs to be stopped low. Multiple VDD, VSS pins for noise reduction 3.3V5% supply voltage 28-pin SOIC and SSOP package Propagation delay between 1 to 5.5ns Operation to 133MHz at 3.3V5% Block Diagram Pin Configuration 28-Pin SOIC and SSOP * Internal pull-up resistor of 100K Ohms to 3.3V on indicated inputs Power Groups VDD (0:4), GND (0:4) = Power supply for OUTPUT buffer VDDI, GNDI = Power supply for I2C circuitry 0264E--12/09/08 PentiumPro is a trademark of Intel Corporation I2C is a trademark of Philips Corporation ICS9179- 12 Pin Descriptions PIN NUMBER 2, 3, 6, 7, 10, 11, 12, 18, 19, 22, 23, 26, 27 9 14 15 1, 5, 20, 24, 28 4, 8, 17, 21, 25 13 16 P I N NA M E TYPE DESCRIPTION OUTPUT (0:12) OUT Clock outputs1 BU F _ I N SDATA SCLK VDD (0:4) GND (0:4) IN I/O I/O PWR PWR Input for buffers D a t a p i n f o r I 2C c i r c u i t r y 3 C l o c k p i n f o r I 2C c i r c u i t r y 3 3.3V Power supply for OUTPUT buffers Ground for OUTPUT buffers VDDI GNDI PWR PWR 3.3V Power supply for I2C circuitry and internal logic G r o u n d f o r I 2C c i r c u i t r y a n d i n t e r n a l l o g i c Notes: 1. At power up all thirteen OUTPUTs are enabled and active. 2. OE has a 100K Ohm internal pull-up resistor to keep all outputs active. 3. The SDATA and SCLK inputs both have internal pull-up resistors with values above 100K Ohms. 0264E--12/09/08 2 ICS9179- 12 Technical Pin Function Descriptions VDD This is the power supply to the internal core logic of the device as well as the clock output buffers for OUTPUT (0:12). This pin operates at 3.3V volts. Clocks from the listed buffers that it supplies will have a voltage swing from Ground to this level. For the actual guaranteed high and low voltage levels for the Clocks, please consult the DC parameter table in this data sheet. GND This is the power supply ground (common or negative) return pin for the internal core logic and all the output buffers. OUTPUT (0:12) These Output Clocks are use to drive Dynamic RAM's and are low skew copies of the CPU Clocks. The voltage swing of the OUTPUTs output is controlled by the supply voltage that is applied to VDD of the device, operates at 3.3 volts. I2C The SDATA and SCLOCK Inputs are used to program the device. The clock generator is a slave-receiver device in the I2C protocol. It will allow read-back of the registers. See configuration map for register functions. The I 2 C specification in Philips I2C Peripherals Data Handbook (1996) should be followed. BUF_IN Input for Fanout buffers (OUTPUT 0:12). VDDI This is the power supply to I2C circuitry. 0264E--12/09/08 3 ICS9179- 12 General I2C serial interface information The information in this section assumes familiarity with I2C programming. For more information, contact ICS for an I2C programming application note. How to Write: How to Read: * * * * * * * * * * * * * * * * Controller (host) sends a start bit. Controller (host) sends the write address D2 (H) ICS clock will acknowledge Controller (host) sends a dummy command code ICS clock will acknowledge Controller (host) sends a dummy byte count ICS clock will acknowledge Controller (host) starts sending first byte (Byte 0) through byte 5 * ICS clock will acknowledge each byte one at a time. * Controller (host) sends a Stop bit Controller (host) will send start bit. Controller (host) sends the read address D3 (H) ICS clock will acknowledge ICS clock will send the byte count Controller (host) acknowledges ICS clock sends first byte (Byte 0) through byte 6 Controller (host) will need to acknowledge each byte Controller (host) will send a stop bit How to Write: Controller (Host) Start Bit Address D2(H) ICS (Slave/Receiver) How to Read: Controller (Host) Start Bit Address D3(H) ACK Dummy Command Code ACK ICS (Slave/Receiver) ACK Byte Count Dummy Byte Count ACK ACK ACK ACK ACK ACK ACK ACK ACK ACK ACK ACK ACK ACK ACK ACK Stop Bit Byte 0 Byte 0 Byte 1 Byte 1 Byte 2 Byte 2 Byte 3 Byte 3 Byte 4 Byte 4 Byte 5 Byte 5 Byte 6 Byte 6 Stop Bit Notes: 1. 2. 3. 4. 5. 6. The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes. To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued. At power-on, all registers are set to a default condition, as shown. 0264E--12/09/08 4 ICS9179- 12 Serial Configuration Command Bitmaps Byte 0: OUTPUT Clock Register (Default=0) BIT Bit7 Bit6 Bit5 Bit4 PIN# 11 10 7 6 3 2 Bit3 Bit2 Bit1 Bit0 PWD 1 1 1 1 1 1 1 1 Byte 1: OUTPUT Clock Register BIT DESCRIPTION OUTPUT5 OUTPUT4 R e s e r ve d R e s e r ve d OUTPUT3 OUTPUT2 OUTPUT1 OUTPUT0 Byte 2: OUTPUT Clock Register BIT Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 PIN# PWD 1 12 1 1 1 1 1 1 1 Notes: 1 = Enabled; 0 = Disabled, outputs held low Note: PWD = Power-Up Default ICS9279-12 Power Consumption The values below are estimates of target specifications. No Clock Mode (BUF_IN - VDD1 or GND) I2C Circuitry Active Active 66MHz (BUF_IN = 66.66MHz) Active 100MHz (BUF_IN = 100.00MHz) Active 133MHz (BUF_IN = 133.33MHz) PWD DESCRIPTION Bit 7 27 1 OUTPUT11 (Act/Inact) Bit 6 26 1 OUTPUT10 (Act/Inact) Bit 5 23 1 OUTPUT9 (Act/Inact) Bit 4 22 1 OUTPUT8 (Act/Inact) Bit 3 - 1 R e s e r ve d Bit 2 - 1 R e s e r ve d Bit 1 19 1 OUTPUT7 (Act/Inact) Bit 0 18 1 OUTPUT6 (Act/Inact) Functionality DESCRIPTION R e s e r ve d OUTPUT12 (Act/Inact) R e s e r ve d R e s e r ve d R e s e r ve d R e s e r ve d R e s e r ve d R e s e r ve d Condition PIN# Max 3.3V supply consumption Max discrete cap loads VDD = 3.465V All static inputs = VDD or GND 3mA 230mA 360mA 500mA 0264E--12/09/08 5 OE# OUTPUT (0:13) 0 Hi-Z 1 1 X BUF_IN ICS9179- 12 Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 V Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND -0.5 V to VDD +0.5 V Ambient Operating Temperature . . . . . . . . . . . . 0C to +70C Storage Temperature . . . . . . . . . . . . . . . . . . . . . -65C to +150C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Electrical Characteristics - Input & Supply TA = 0 - 70C; Supply Voltage VDD = 3.3 V +/-5% (unless otherwise stated) PARAMETER Input High Voltage Input Low Voltage Input High Current Input Low Current Operating Supply Current Input frequency Input Capacitance 1 SYMBOL VIH VIL IIH IIL IIL IDD1 IDD2 IDD3 IDD4 IDD5 IDD6 Fi 1 CIN 1 CONDITIONS VIN = VDD VIN = 0 V; Inputs with no pull-up resistors VIN = 0 V; Inputs with 100K pull-up resistors CL = 0 pF; FIN @ 66MHz CL = 0 pF; FIN @ 100MHz CL = 0 pF; FIN @ 133MHz CL = 30 pF; RS=33; FIN @ 66MHz CL = 30 pF; RS=33; FIN @ 100MHz CL = 30 pF; RS=33; FIN @ 133MHz VDD = 3.3 V; All Outputs Loaded Logic Inputs Guarenteed by design, not 100% tested in production. 0264E--12/09/08 6 MIN 2 VSS-0.3 -5 -60 10 TYP MAX UNITS VDD +0.3 V 0.8 V 5 uA uA uA 120 mA 180 mA 250 mA 230 mA 360 mA 500 mA 133 MHz 5 pF ICS9179- 12 Electrical Characteristics - Outputs TA = 0 - 70C; VDD = VDDL = 3.3 V +/-5%; CL = 20 - 30 pF (unless otherwise stated) PARAMETER Output Impedance Output Impedance Output High Voltage Output Low Voltage Output High Current Output Low Current Rise Time1 Fall Time 1 Duty Cycle 1 Skew1 Propagation1 1 SYMBOL RDSP RDSN VOH VOL IOH IOL CONDITIONS VO = VDD*(0.5) VO = VDD*(0.5) IOH = -30 mA IOL = 23 mA VOH = 2.0 V VOL = 0.8 V MIN 10 10 2.6 40 TYP MAX UNITS 24 24 V 0.4 V -54 mA mA Tr VOL = 0.4 V, VOH = 2.4 V 1.33 ns Tf VOH = 2.4 V, VOL = 0.4 V 1.33 ns Dt VT = 1.5 V 45 55 % VT = 1.5 V VT = 1.5 V VT = 50% BIN to 10% OUT 1 1 250 5.5 5 ps ns ns VT = 1.5 V VT = 1.5 V 1 1 8 8 ns ns Tsk TPROP1 TPROP2 TPROPEN TPROPDIS Guarenteed by design, not 100% tested in production. 0264E--12/09/08 7 ICS9179- 12 COMMON DIMENSIONS SYMBOL MIN. 0.068 0.002 0.066 0.010 0.004 A A1 A2 b c D E 0.205 e H L N Ordering Information 0.301 0.025 0 NOM. 0.073 0.005 0.068 0.012 0.006 See Variations 0.209 0.0256 BSC 0.307 0.030 See Variations 4 D VARIATIONS MAX. 0.078 0.008 0.070 0.015 0.008 N 14 16 20 24 28 30 MIN. 0.239 0.239 0.278 0.318 0.397 0.397 0.311 0.037 28 Pin SSOP Package 8 Example: XXXX y F - PPPLFT Designation for tape and reel packaging Annealed Lead Free (optional, RoHs compliant part) Pattern Number (2 or 3 digit number for parts with ROM code patterns) Package Type F=SSOP Revison Designator (will not correlate with datasheet revision) Device Type (consists of 3 or 4 digit numbers) 8 MAX. 0.249 0.249 0.289 0.328 0.407 0.407 0.212 9179yF-12LFT 0264E--12/09/08 NOM. 0.244 0.244 0.284 0.323 0.402 0.402 ICS9179- 12 LEAD COUNT 28 L DIMENSIONL 0.704 SOIC Package Ordering Information 9179yM-12LFT Example: XXXX y M - PPPLFT Designation for tape and reel packaging Annealed Lead Free (optional, RoHs compliant part) Pattern Number (2 or 3 digit number for parts with ROM code patterns) Package Type M=SOIC Revison Designator (will not correlate with datasheet revision) Device Type (consists of 3 or 4 digit numbers) 0264E--12/09/08 9 ICS9179- 12 Revision History Rev. E Issue Date Description 12/9/2008 Removed ICS prefix from ordering information 0264E--12/09/08 10 Page # 8-9 1RWLFH 'HVFULSWLRQVRIFLUFXLWVVRIWZDUHDQGRWKHUUHODWHGLQIRUPDWLRQLQWKLVGRFXPHQWDUHSURYLGHGRQO\WRLOOXVWUDWHWKHRSHUDWLRQRIVHPLFRQGXFWRUSURGXFWV DQGDSSOLFDWLRQH[DPSOHV<RXDUHIXOO\UHVSRQVLEOHIRUWKHLQFRUSRUDWLRQRUDQ\RWKHUXVHRIWKHFLUFXLWVVRIWZDUHDQGLQIRUPDWLRQLQWKHGHVLJQRI\RXU SURGXFWRUV\VWHP5HQHVDV(OHFWURQLFVGLVFODLPVDQ\DQGDOOOLDELOLW\IRUDQ\ORVVHVDQGGDPDJHVLQFXUUHGE\\RXRUWKLUGSDUWLHVDULVLQJIURPWKHXVHRI WKHVHFLUFXLWVVRIWZDUHRULQIRUPDWLRQ 5HQHVDV(OHFWURQLFVKHUHE\H[SUHVVO\GLVFODLPVDQ\ZDUUDQWLHVDJDLQVWDQGOLDELOLW\IRULQIULQJHPHQWRUDQ\RWKHUFODLPVLQYROYLQJSDWHQWVFRS\ULJKWVRU RWKHULQWHOOHFWXDOSURSHUW\ULJKWVRIWKLUGSDUWLHVE\RUDULVLQJIURPWKHXVHRI5HQHVDV(OHFWURQLFVSURGXFWVRUWHFKQLFDOLQIRUPDWLRQGHVFULEHGLQWKLV GRFXPHQWLQFOXGLQJEXWQRWOLPLWHGWRWKHSURGXFWGDWDGUDZLQJVFKDUWVSURJUDPVDOJRULWKPVDQGDSSOLFDWLRQH[DPSOHV 1ROLFHQVHH[SUHVVLPSOLHGRURWKHUZLVHLVJUDQWHGKHUHE\XQGHUDQ\SDWHQWVFRS\ULJKWVRURWKHULQWHOOHFWXDOSURSHUW\ULJKWVRI5HQHVDV(OHFWURQLFVRU RWKHUV <RXVKDOOQRWDOWHUPRGLI\FRS\RUUHYHUVHHQJLQHHUDQ\5HQHVDV(OHFWURQLFVSURGXFWZKHWKHULQZKROHRULQSDUW5HQHVDV(OHFWURQLFVGLVFODLPVDQ\ DQGDOOOLDELOLW\IRUDQ\ORVVHVRUGDPDJHVLQFXUUHGE\\RXRUWKLUGSDUWLHVDULVLQJIURPVXFKDOWHUDWLRQPRGLILFDWLRQFRS\LQJRUUHYHUVHHQJLQHHULQJ 5HQHVDV(OHFWURQLFVSURGXFWVDUHFODVVLILHGDFFRUGLQJWRWKHIROORZLQJWZRTXDOLW\JUDGHV6WDQGDUGDQG+LJK4XDOLW\7KHLQWHQGHGDSSOLFDWLRQVIRU HDFK5HQHVDV(OHFWURQLFVSURGXFWGHSHQGVRQWKHSURGXFW VTXDOLW\JUDGHDVLQGLFDWHGEHORZ 6WDQGDUG &RPSXWHUVRIILFHHTXLSPHQWFRPPXQLFDWLRQVHTXLSPHQWWHVWDQGPHDVXUHPHQWHTXLSPHQWDXGLRDQGYLVXDOHTXLSPHQWKRPH HOHFWURQLFDSSOLDQFHVPDFKLQHWRROVSHUVRQDOHOHFWURQLFHTXLSPHQWLQGXVWULDOURERWVHWF +LJK4XDOLW\ 7UDQVSRUWDWLRQHTXLSPHQWDXWRPRELOHVWUDLQVVKLSVHWF WUDIILFFRQWUROWUDIILFOLJKWV ODUJHVFDOHFRPPXQLFDWLRQHTXLSPHQWNH\ ILQDQFLDOWHUPLQDOV\VWHPVVDIHW\FRQWUROHTXLSPHQWHWF 8QOHVVH[SUHVVO\GHVLJQDWHGDVDKLJKUHOLDELOLW\SURGXFWRUDSURGXFWIRUKDUVKHQYLURQPHQWVLQD5HQHVDV(OHFWURQLFVGDWDVKHHWRURWKHU5HQHVDV (OHFWURQLFVGRFXPHQW5HQHVDV(OHFWURQLFVSURGXFWVDUHQRWLQWHQGHGRUDXWKRUL]HGIRUXVHLQSURGXFWVRUV\VWHPVWKDWPD\SRVHDGLUHFWWKUHDWWR KXPDQOLIHRUERGLO\LQMXU\DUWLILFLDOOLIHVXSSRUWGHYLFHVRUV\VWHPVVXUJLFDOLPSODQWDWLRQVHWF RUPD\FDXVHVHULRXVSURSHUW\GDPDJHVSDFHV\VWHP XQGHUVHDUHSHDWHUVQXFOHDUSRZHUFRQWUROV\VWHPVDLUFUDIWFRQWUROV\VWHPVNH\SODQWV\VWHPVPLOLWDU\HTXLSPHQWHWF 5HQHVDV(OHFWURQLFVGLVFODLPV DQ\DQGDOOOLDELOLW\IRUDQ\GDPDJHVRUORVVHVLQFXUUHGE\\RXRUDQ\WKLUGSDUWLHVDULVLQJIURPWKHXVHRIDQ\5HQHVDV(OHFWURQLFVSURGXFWWKDWLV LQFRQVLVWHQWZLWKDQ\5HQHVDV(OHFWURQLFVGDWDVKHHWXVHU VPDQXDORURWKHU5HQHVDV(OHFWURQLFVGRFXPHQW :KHQXVLQJ5HQHVDV(OHFWURQLFVSURGXFWVUHIHUWRWKHODWHVWSURGXFWLQIRUPDWLRQGDWDVKHHWVXVHU VPDQXDOVDSSOLFDWLRQQRWHV*HQHUDO1RWHVIRU +DQGOLQJDQG8VLQJ6HPLFRQGXFWRU'HYLFHVLQWKHUHOLDELOLW\KDQGERRNHWF DQGHQVXUHWKDWXVDJHFRQGLWLRQVDUHZLWKLQWKHUDQJHVVSHFLILHGE\ 5HQHVDV(OHFWURQLFVZLWKUHVSHFWWRPD[LPXPUDWLQJVRSHUDWLQJSRZHUVXSSO\YROWDJHUDQJHKHDWGLVVLSDWLRQFKDUDFWHULVWLFVLQVWDOODWLRQHWF5HQHVDV (OHFWURQLFVGLVFODLPVDQ\DQGDOOOLDELOLW\IRUDQ\PDOIXQFWLRQVIDLOXUHRUDFFLGHQWDULVLQJRXWRIWKHXVHRI5HQHVDV(OHFWURQLFVSURGXFWVRXWVLGHRIVXFK VSHFLILHGUDQJHV $OWKRXJK5HQHVDV(OHFWURQLFVHQGHDYRUVWRLPSURYHWKHTXDOLW\DQGUHOLDELOLW\RI5HQHVDV(OHFWURQLFVSURGXFWVVHPLFRQGXFWRUSURGXFWVKDYHVSHFLILF FKDUDFWHULVWLFVVXFKDVWKHRFFXUUHQFHRIIDLOXUHDWDFHUWDLQUDWHDQGPDOIXQFWLRQVXQGHUFHUWDLQXVHFRQGLWLRQV8QOHVVGHVLJQDWHGDVDKLJKUHOLDELOLW\ SURGXFWRUDSURGXFWIRUKDUVKHQYLURQPHQWVLQD5HQHVDV(OHFWURQLFVGDWDVKHHWRURWKHU5HQHVDV(OHFWURQLFVGRFXPHQW5HQHVDV(OHFWURQLFVSURGXFWV DUHQRWVXEMHFWWRUDGLDWLRQUHVLVWDQFHGHVLJQ<RXDUHUHVSRQVLEOHIRULPSOHPHQWLQJVDIHW\PHDVXUHVWRJXDUGDJDLQVWWKHSRVVLELOLW\RIERGLO\LQMXU\ LQMXU\RUGDPDJHFDXVHGE\ILUHDQGRUGDQJHUWRWKHSXEOLFLQWKHHYHQWRIDIDLOXUHRUPDOIXQFWLRQRI5HQHVDV(OHFWURQLFVSURGXFWVVXFKDVVDIHW\ GHVLJQIRUKDUGZDUHDQGVRIWZDUHLQFOXGLQJEXWQRWOLPLWHGWRUHGXQGDQF\ILUHFRQWURODQGPDOIXQFWLRQSUHYHQWLRQDSSURSULDWHWUHDWPHQWIRUDJLQJ GHJUDGDWLRQRUDQ\RWKHUDSSURSULDWHPHDVXUHV%HFDXVHWKHHYDOXDWLRQRIPLFURFRPSXWHUVRIWZDUHDORQHLVYHU\GLIILFXOWDQGLPSUDFWLFDO\RXDUH UHVSRQVLEOHIRUHYDOXDWLQJWKHVDIHW\RIWKHILQDOSURGXFWVRUV\VWHPVPDQXIDFWXUHGE\\RX 3OHDVHFRQWDFWD5HQHVDV(OHFWURQLFVVDOHVRIILFHIRUGHWDLOVDVWRHQYLURQPHQWDOPDWWHUVVXFKDVWKHHQYLURQPHQWDOFRPSDWLELOLW\RIHDFK5HQHVDV (OHFWURQLFVSURGXFW<RXDUHUHVSRQVLEOHIRUFDUHIXOO\DQGVXIILFLHQWO\LQYHVWLJDWLQJDSSOLFDEOHODZVDQGUHJXODWLRQVWKDWUHJXODWHWKHLQFOXVLRQRUXVHRI FRQWUROOHGVXEVWDQFHVLQFOXGLQJZLWKRXWOLPLWDWLRQWKH(85R+6'LUHFWLYHDQGXVLQJ5HQHVDV(OHFWURQLFVSURGXFWVLQFRPSOLDQFHZLWKDOOWKHVH DSSOLFDEOHODZVDQGUHJXODWLRQV5HQHVDV(OHFWURQLFVGLVFODLPVDQ\DQGDOOOLDELOLW\IRUGDPDJHVRUORVVHVRFFXUULQJDVDUHVXOWRI\RXUQRQFRPSOLDQFH ZLWKDSSOLFDEOHODZVDQGUHJXODWLRQV 5HQHVDV(OHFWURQLFVSURGXFWVDQGWHFKQRORJLHVVKDOOQRWEHXVHGIRURULQFRUSRUDWHGLQWRDQ\SURGXFWVRUV\VWHPVZKRVHPDQXIDFWXUHXVHRUVDOHLV SURKLELWHGXQGHUDQ\DSSOLFDEOHGRPHVWLFRUIRUHLJQODZVRUUHJXODWLRQV<RXVKDOOFRPSO\ZLWKDQ\DSSOLFDEOHH[SRUWFRQWUROODZVDQGUHJXODWLRQV SURPXOJDWHGDQGDGPLQLVWHUHGE\WKHJRYHUQPHQWVRIDQ\FRXQWULHVDVVHUWLQJMXULVGLFWLRQRYHUWKHSDUWLHVRUWUDQVDFWLRQV ,WLVWKHUHVSRQVLELOLW\RIWKHEX\HURUGLVWULEXWRURI5HQHVDV(OHFWURQLFVSURGXFWVRUDQ\RWKHUSDUW\ZKRGLVWULEXWHVGLVSRVHVRIRURWKHUZLVHVHOOVRU WUDQVIHUVWKHSURGXFWWRDWKLUGSDUW\WRQRWLI\VXFKWKLUGSDUW\LQDGYDQFHRIWKHFRQWHQWVDQGFRQGLWLRQVVHWIRUWKLQWKLVGRFXPHQW 7KLVGRFXPHQWVKDOOQRWEHUHSULQWHGUHSURGXFHGRUGXSOLFDWHGLQDQ\IRUPLQZKROHRULQSDUWZLWKRXWSULRUZULWWHQFRQVHQWRI5HQHVDV(OHFWURQLFV 3OHDVHFRQWDFWD5HQHVDV(OHFWURQLFVVDOHVRIILFHLI\RXKDYHDQ\TXHVWLRQVUHJDUGLQJWKHLQIRUPDWLRQFRQWDLQHGLQWKLVGRFXPHQWRU5HQHVDV (OHFWURQLFVSURGXFWV 1RWH 1RWH 5HQHVDV(OHFWURQLFVDVXVHGLQWKLVGRFXPHQWPHDQV5HQHVDV(OHFWURQLFV&RUSRUDWLRQDQGDOVRLQFOXGHVLWVGLUHFWO\RULQGLUHFWO\FRQWUROOHG VXEVLGLDULHV 5HQHVDV(OHFWURQLFVSURGXFWV PHDQVDQ\SURGXFWGHYHORSHGRUPDQXIDFWXUHGE\RUIRU5HQHVDV(OHFWURQLFV 5HY1RYHPEHU &RUSRUDWH+HDGTXDUWHUV &RQWDFW,QIRUPDWLRQ 72<268)25(6,$7R\RVX .RWRNX7RN\R-DSDQ TOYOSU FORESIA, 3-2-24 Toyosu, )RUIXUWKHULQIRUPDWLRQRQDSURGXFWWHFKQRORJ\WKHPRVWXSWRGDWH YHUVLRQRIDGRFXPHQWRU\RXUQHDUHVWVDOHVRIILFHSOHDVHYLVLW For further information on a product, technology, the most up-to-date Koto-ku, Tokyo 135-0061, Japan ZZZUHQHVDVFRP version of a document, or your nearest sales office, please visit: ZZZUHQHVDVFRPFRQWDFW Corporate Headquarters www.renesas.com Contact Information www.renesas.com/contact/ 7UDGHPDUNV Trademarks 5HQHVDVDQGWKH5HQHVDVORJRDUHWUDGHPDUNVRI5HQHVDV(OHFWURQLFV &RUSRUDWLRQ$OOWUDGHPDUNVDQGUHJLVWHUHGWUDGHPDUNVDUHWKHSURSHUW\ Renesas and the Renesas logo are trademarks of Renesas Electronics RIWKHLUUHVSHFWLYHRZQHUV Corporation. All trademarks and registered trademarks are the property of their respective owners. 5HQHVDV(OHFWURQLFV&RUSRUDWLRQ$OOULJKWVUHVHUYHG