LM5021 LM5021 AC-DC Current Mode PWM Controller Literature Number: SNVS359C LM5021 AC-DC Current Mode PWM Controller General Description Features The LM5021 off-line pulse width modulation (PWM) controller contains all of the features needed to implement highly efficient off-line single-ended flyback and forward power converters using current-mode control. The LM5021 features include an ultra-low (25 A) start-up current, which minimizes power losses in the high voltage start-up network. A skip cycle mode reduces power consumption with light loads for energy conserving applications (ENERGY STAR(R), CECP, etc.). Additional features include under-voltage lockout, cycle-by-cycle current limit, hiccup mode overload protection, slope compensation, soft-start and oscillator synchronization capability. This high performance 8-pin IC has total propagation delays less than 100nS and a 1MHz capable oscillator that is programmed with a single resistor. Ultra Low Start-up Current (25 A maximum) Current Mode Control Skip Cycle Mode for Low Standby Power Single Resistor Programmable Oscillator Synchronizable Oscillator Adjustable Soft-start Integrated 0.7A Peak Gate Driver Direct Opto-Coupler Interface Maximum Duty Cycle Limiting (80% for LM5021-1 or 50% for LM5021-2) Slope Compensation for (LM5021-1 Only) Under Voltage Lockout (UVLO) with Hysteresis Cycle-by-Cycle Over-Current Protection Hiccup Mode for Continuous Overload Protection Leading Edge Blanking of Current Sense Signal Packages: MSOP-8 or MDIP-8 Simplified Application Diagram 20144201 (c) 2011 National Semiconductor Corporation 201442 www.national.com LM5021 AC-DC Current Mode PWM Controller July 10, 2011 LM5021 Connection Diagram Top View 20144202 MSOP-8 and MDIP-8 Ordering Information Order Number Description Package Type LM5021MM-1 80% Duty Cycle Limit MSOP-8 1000 Units on Tape and Reel Supplied As LM5021MMX-1 80% Duty Cycle Limit MSOP-8 3500 Units on Tape and Reel LM5021NA-1 80% Duty Cycle Limit MDIP-8 40 Units per Rail LM5021MM-2 50% Duty Cycle Limit MSOP-8 1000 Units on Tape and Reel LM5021MMX-2 50% Duty Cycle Limit MSOP-8 3500 Units on Tape and Reel LM5021NA-2 50% Duty Cycle Limit MDIP-8 40 Units per Rail Pin Descriptions Pin Name Description Application Information 1 COMP Control input for the Pulse Width Modulator and Hiccup comparators. COMP pull-up is provided by an internal 5K resistor which may be used to bias an opto-coupler transistor. 2 VIN Input voltage. Input to start-up regulator. The VIN pin is clamped at 36V by an internal zener diode. 3 VCC Output only of a linear bias supply regulator. VCC provides bias to controller and gate drive sections of Nominally 8.5V. the LM5021. An external capacitor must be connected from this pin to ground. 4 OUT MOSFET gate driver output. 5 GND Ground return. 6 CS 7 RT / SYNC 8 SS www.national.com High current output to the external MOSFET gate input with source/sink current capability of 0.3A and 0.7A respectively. Current Sense input. Current sense input for current mode control and overcurrent protection. Current limiting is accomplished using a dedicated current sense comparator. If the CS comparator input exceeds 0.5 Volts the OUT pin switches low for cycle-by-cycle current limit. CS is held low for 90ns after OUT switches high to blank the leading edge current spike. Oscillator timing resistor pin and synchronization input. An external resistor connected from RT to GND sets the oscillator frequency. This pin will also accept synchronization pulses from an external clock. Soft-start / Hiccup time An external capacitor and an internal 22 A current source set the soft-start ramp. The soft -start capacitor controls both the soft-start rate and the hiccup mode period. 2 Operating Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. VIN Voltage (Note 5) Junction Temperature VIN to GND VIN Clamp Continuous Current CS to GND RT to GND All other pins to GND ESD Rating (Note 2) Human Body Model Storage Temperature Operating Junction Temperature (Note 1) 8V to 30V -40C to +125C -0.3V to 30V 5mA -0.3V to 1.25V -0.3V to 5.5V -0.3V to 7.0V 2kV -65C to +150C +150C Electrical Characteristics Specifications in standard type face are for TJ= +25C and those in boldface type apply over the full Operating Junction Temperature Range. Unless otherwise specified: VIN = 15V, RT = 44.2K. (Note 3) Symbol Parameter Conditions Min Typ Max Unit 18 25 A 20 23 V STARTUP CIRCUIT Start Up Current Before VCC Enable VCC Regulator enable threshold 17 VCC Regulator disable threshold IVIN 7.25 VIN ESD Clamp voltage I = 5mA Operating supply current COMP = 0VDC V 36 40 V 2.5 3.75 mA 6.5 7 7.5 V 5.3 5.8 6.3 V 8 8.5 9 V 30 VCC SUPPLY Controller enable threshold Controller disable threshold VCC regulated output No External Load VCC dropout voltage (VIN VCC) I = 5 mA VCC regulator current limit VCC = 7.5V (Note 4) [COMP - 1.25V] 1.7 V 15 22 mA 75 125 SKIP CYCLE MODE COMPARATOR Skip Cycle mode enable threshold Skip Cycle mode hysteresis 175 mV 5 mV 35 ns CURRENT LIMIT CS limit to OUT delay CS stepped from 0 to 0.6V, time to OUT transition low, Cload = 0. CS limit threshold 0.45 0.5 0.55 V Leading Edge Blanking time 90 ns CS blanking sinking impedance 35 55 5.2 6.1 V SOFT-START VSS-OCV SS pin open-circuit voltage 4.3 Soft-start Current Source 15 22 30 A Soft-start to COMP Offset 0.35 0.55 0.75 V COMP sinking impedance During SS ramp 60 OSCILLATOR Frequency1 (RT = 44.2K) 135 150 165 kHz Frequency2 (RT = 13.3K) 440 500 560 kHz Sync threshold 2.4 3.2 3.8 V 3 www.national.com LM5021 Absolute Maximum Ratings (Note 1) LM5021 Symbol Parameter Conditions Min Typ Max Unit PWM COMPARATOR COMP to OUT delay COMP set to 2V CS stepped 0 to 0.4V, time to OUT transition low, Cload = 0. Min Duty Cycle COMP = 0V Max Duty Cycle (-1 Device) 20 75 Max Duty Cycle (-2 Device) 0 % 85 % 50 COMP to PWM comparator gain % 0.33 COMP Open Circuit Voltage 4.2 COMP at Max Duty Cycle COMP Short Circuit Current 80 ns 5.1 6 V 2.75 V COMP = 0V 0.6 1.1 1.5 mA CS pin to PWM Comparator offset at maximum duty cycle 70 90 110 mV SLOPE COMPENSATION Slope Comp Amplitude (LM5021-1 only) OUTPUT SECTION OUT High Saturation IOUT = 50mA, VCC OUT 0.6 1.1 V OUT Low Saturation IOUT = 100mA 0.3 1 V Peak Source Current OUT = VCC/2. 0.3 Peak Sink Current OUT = VCC/2. 0.7 A Rise time Cload = 1nF 25 ns Fall time Cload = 1nF 10 ns A HICCUP MODE VOVLD Over load detection threshold COMP pin VSS-OCV - 0.8 VSS-OCV - 0.6 VSS-OCV- 0.4 V VHIC Hiccup mode threshold SS pin VSS-OCV - 0.8 VSS-OCV - 0.6 VSS-OCV- 0.4 V VRST Hiccup mode Restart threshold SS pin 0.1 0.3 0.5 V IDTCS Dead-time current source 0.1 0.25 0.4 A IOVCS Overload detection timer current source 6 10 14 A THERMAL RESISTANCE JA MSOP-8 Junction to Ambient 0 LFM 200 C/W JA MDIP-8 Junction to Ambient 0 LFM 107 C/W Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics. Note 2: The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin. Note 3: Min and Max limits are 100% production tested at 25C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL). Note 4: Device thermal limitations may limit usable range. Note 5: After initial turn-on at VIN = 20V. www.national.com 4 LM5021 Simplified Block Diagram 20144203 FIGURE 1. 5 www.national.com LM5021 Typical Performance Characteristics Unless otherwise specified: TJ = 25C. VIN Start-Up Current VIN UVLO 20144205 20144204 VIN Current vs OUT Load VIN Voltage Falling vs VCC Voltage 20144206 20144207 OUT Driver Current vs Temperature Hiccup Mode Deadtime vs Softstart Capacitance 20144208 20144209 www.national.com 6 LM5021 Output Switching Frequency vs RT 20144210 from 11V (VCC regulated voltage maximum plus VCC regulator dropout voltage) to 30V (maximum operating VIN voltage). The bias winding should always be connected to the VIN pin as shown in Figure 2. Do not connect the bias winding to the VCC pin. The start-up sequence is completed and normal operation begins when the voltage from the bias winding is sufficient to maintain VCC level greater than the VCC UVLO threshold (5.8V typical). The LM5021 is designed for ultra-low start-up current into the VIN pin. To accomplish this very low start-up current, the VCC regulator of the LM5021 is unique as compared to the VCC regulator used in other controllers of the LM5xxx family. The LM5021 is designed specifically for applications with the bias winding connected to the VIN pin as shown in Figure 2. It is not recommended that the bias winding be connected to the VCC pin of the LM5021. The size of the start-up resistor Rstart not only affects power supply start-up time, but also power supply efficiency since the resistor dissipates power in normal operation. The ultra low start-up current of the LM5021 allows a large value Rstart resistor (up to 3 M) for improved efficiency with reasonable start-up time. Detailed Operating Description START UP CIRCUIT Referring to Figure 2, the input capacitor CVIN is trickle charged through the start-up resistor Rstart, when the rectified ac input voltage HV is applied. The VIN current consumed by the LM5021 is only 18 A (nominal) while the capacitor CVIN is initially charged to the start-up threshold. When the input voltage, VIN reaches the upper VIN UVLO threshold of 20V, the internal VCC linear regulator is enabled. The VCC regulator will remain on until VIN falls to the lower UVLO threshold of 7.25V (12.5V hysteresis). When the VCC regulator is turned on, the external capacitor at the VCC pin begins to charge. The PWM controller, soft-start circuit and gate driver are enabled when the VCC voltage reaches the VCC UVLO upper threshold of 7V. The VCC UVLO has 1.2V hysteresis between the upper and lower thresholds to avoid chattering during transients on the VCC pin. When the VCC UVLO enables the switching power supply, energy is transferred from the primary to the secondary transformer winding(s). A bias winding, shown in Figure 2, delivers power to the VIN pin to sustain the VCC regulator. The voltage supplied should be 20144211 FIGURE 2. Start-Up Circuit Block Diagram 7 www.national.com LM5021 RELATIONSHIP BETWEEN INPUT CAPACITOR CIN & VCC CAPACITOR CVCC The internal VCC linear regulator is enabled when VIN reaches 20V. The drop in VIN due to charge transfer from CVIN to CVCC after the regulator is enabled can be calculated from the following equations where VIN' is the voltage on CVIN immediately after the VCC regulator charges CVCC. PWM COMPARATOR/SLOPE COMPENSATION The PWM comparator compares the current sense signal with the loop error voltage from the COMP pin. The COMP pin voltage is reduced by 1.25V then attenuated by a 3:1 resistor divider. The PWM comparator input offset voltage is designed such that less than 1.25V at the COMP pin will result in a zero duty cycle at the controller output. For duty cycles greater than 50 percent, current mode control circuits are subject to sub-harmonic oscillation. By adding an additional fixed slope voltage ramp signal (slope compensation) to the current sense signal, this oscillation can be avoided. The LM5021-1 integrates this slope compensation by summing a ramp signal generated by the oscillator with the current sense signal. The slope compensation is generated by a current ramp driven through an internal 1.8 k resistor connected to the CS pin. Additional slope compensation may be added by increasing the resistance between the current sense filter capacitor and the CS pin, thereby increasing the voltage ramp created by the oscillator current ramp. Since the LM5021-2 is not capable of duty cycles greater than 50%, there is no slope compensation feature in this device. VIN x CVIN = VCC x CVCC (20V - VIN') CVIN = 8.5V CVCC Assuming CVIN value as 10 F, and CVCC of 1F, then the drop in VIN will be 0.85V, or the VIN value drops to 19.15V. The value of the VCC capacitor can be small (less than 1uF) as it supplies only transient gate drive current of a short duration. The CVIN capacitor must be sized to supply the gate drive current and the quiescent current of LM5021until the transformer bias winding delivers sufficient voltage to VIN to sustain the VCC voltage. The CVIN capacitor value can be calculated from the operating VCC load current after it's output voltage reaches the VCC UVLO threshold. For example, if the LM5021 is driving an external MOSFET with total gate charge (Qg) of 25nC, the average gate drive current is Qg x Fsw, where Fsw is the switching frequency. Assuming a switching frequency of 150KHz, the average gate drive current is 3.75mA. Since the IC consumes approximately 2.5mA operating current in addition to the gate current, the total current drawn from CVIN capacitor is the operating current plus the gate charge current, or 6.25mA. The CVIN capacitor must supply this current for a brief time until the transformer bias winding takes over. The CVIN voltage must not fall below 8.5V during the start-up sequence or the cycle will be restarted. The maximum allowable start-up time can be calculated using the value of CVIN, the change in voltage allow at VIN (19.15V - 8.5V) and the VCC regulator current (6.25mA). Tmax, the maximum time allowed to energize the bias winding is: CURRENT LIMIT/CURRENT SENSE The LM5021 provides a cycle-by-cycle over current protection feature. Current limit is triggered by an internal current sense comparator threshold which is set at 500mV. If the CS pin voltage plus the slope compensation voltage exceeds 500mV, the OUT pin output pulse will be immediately terminated. An RC filter, located near the LM5021, is recommended for the CS pin to attenuate the noise coupled from the power FET's gate to source. The CS pin capacitance is discharged at the end of each PWM clock cycle by an internal switch. The discharge switch remains on for an additional 90ns leading edge blanking interval to attenuate the current sense transient that occurs when the external power FET is turned on. In addition to providing leading edge blanking, this circuit also improves dynamic performance by discharging the current sense filter capacitor at the conclusion of every cycle. The LM5021 CS comparator is very fast, and may respond to short duration noise pulses. Layout considerations are critical for the current sense filter and sense resistor. The capacitor associated with the CS filter must be placed very close to the device and connected directly to the pins of the IC (CS and GND). If a current sense transformer is used, both leads of the transformer secondary should be routed to the sense resistor, which should also be located close to the IC. If a current sense resistor located in the power FET's source is used for current sense, a low inductance resistor is required. In this case, all of the noise sensitive low current grounds should be connected in common near the IC and then a single connection should be made to the power ground (sense resistor ground point). If the calculated value of Tmax is too small, the value of Cin should be increased further to allow more time before the transformer bias winding takes over and delivers the operating current to the VCC regulator. Increasing CVIN will increase the time from the application of the rectified ac (HV in the Figure 2) to the time when VIN reaches the 20V start threshold. The initial charging time of CVIN is: www.national.com OSCILLATOR, SHUTDOWN and SYNC CAPABILITY A single external resistor connected between RT and GND pins sets the LM5021 oscillator frequency. The LM5021-2 device, with 50% maximum duty cycle, includes an internal flipflop that divides the oscillator frequency by two. This method produces a precise 50% maximum duty cycle limit. Because of this frequency divider, the oscillator frequency of the LM5021-2 is actually twice the frequency of the gate drive output (OUT). For the LM5021-1 device, the oscillator frequency and the operational output frequency are the same. To set a desired output switching frequency (Fsw), the RT resistor can be calculated from: 8 LM5021-2: The LM5021 can also be synchronized to an external clock. The external clock must have a higher frequency than the free running oscillator frequency set by the RT resistor. The clock signal should be capacitively coupled into the RT pin with a 100pF capacitor. A peak voltage level greater than 3.8 Volts at the RT pin is required for detection of the sync pulse. The dc voltage across the RT resistor is internally regulated at 2 volts. Therefore, the ac pulse superimposed on the RT resistor must have 1.8V or greater amplitude to successfully synchronize the oscillator. The sync pulse width should be set between 15ns to 150ns by the external components. The RT resistor is always required, whether the oscillator is free running or externally synchronized. The RT resistor should be located very close to the device and connected directly to the pins of the LM5021 (RT and GND). GATE DRIVER and MAX DUTY CYCLE LIMIT The LM5021 provides a gate driver (OUT), which can source peak current of 0.3A and sink 0.7A. The LM5021 is available in two duty-cycle limit options. The maximum output duty-cycle is typically 80% for the LM5021-1 option, and precisely equal to 50% for the LM5021-2 option. The maximum duty cycle function for the LM5021-2 is accomplished with an internal toggle flip-flop to ensure an accurate duty cycle limit. The internal oscillator frequency of the LM5021-2 is therefore twice the switching frequency of the PWM controller (OUT pin). The 80% maximum duty-cycle function for the LM5021-1 is determined by the internal oscillator. For the LM5021-1 the internal oscillator frequency and the switching frequency of the PWM controller are the same. Example: Toff = 808 ms, assuming the CSS capacitor value is 0.047 F Short duration intermittent overloads will not trigger the hiccup mode. The overload duration required to trigger the hiccup response is set by the capacitor CSS, the 10 A discharge current source and voltage difference between the saturation level of the SS pin and the Hiccup mode threshold.Figure 5 shows the waveform of SS pin with a short duration overload condition. The overload time required to enter the hiccup mode can be calculated from the following equation: SOFT-START The soft-start feature allows the power converter to gradually reach the initial steady state operating point, thus reducing start-up stresses and current surges. An internal 22 A current source charges an external capacitor connected to the SS pin. The capacitor voltage will ramp up slowly, limiting the COMP pin voltage and the duty cycle of the output pulses. The soft-start capacitor is also used to generate the hiccup mode delay time when the output of the switching power supply is continuously overloaded. HICCUP MODE OVERLOAD CURRENT LIMITING Hiccup mode is a method of protecting the power supply from over-heating and damage during an extended overload condition. When the output fault is removed the power supply will automatically restart. Figure 3, Figure 4 and Figure 5 illustrate the equivalent circuit of the hiccup mode for LM5021 and the relevant waveforms. Example: Toverload = 2.82 ms, assuming the CSS capacitor value is 0.047 F 9 www.national.com LM5021 During start-up and in normal operation, the external soft-start capacitor Css is pulled up by a current source that delivers 22 A to the SS pin capacitor. In normal operation, the soft-start capacitor continues to charge and eventually reaches the saturation voltage of the current source (VSS_OCV, nominally 5.2V). During start-up the COMP pin voltage follows the SS capacitor voltage and gradually increases the peak current delivered by the power supply. When the output of the switching power supply reaches the desired voltage, the voltage feedback amplifier takes control of the COMP signal (via the opto-coupler). In normal operation the COMP level is held at an intermediate voltage between 1.25V and 2.75V controlled by the voltage regulation loop. When the COMP pin voltage is below 1.25V, the duty-cycle is zero. When the COMP level is above 2.75V, the duty cycle will be limited by the 0.5V threshold of cycle-by-cycle current limit comparator. If the output of the power supply is overloaded, the voltage regulation loop demands more current by increasing the COMP pin control voltage. When the COMP pin exceeds the over voltage detection threshold (VOVLD, nominally 4.6V), the SS capacitor Css will be discharged by a 10 A overload detection timer current source, IOVCS. If COMP remains above VOVLD long enough for the SS capacitor to discharge to the Hiccup mode threshold (VHIC, nominally 4.6V), the controller enters the hiccup mode. The OUT pin is then latched low and the SS capacitor discharge current source is reduced from 10 A to 0.25 A, the dead-time current source, IDTCS. The SS pin voltage is slowly reduced until it reaches the Restart threshold (VRST, nominally 0.3V). Then a new start-up sequence commences with 22 A current source charging the capacitor CSS. The slow discharge of the SS capacitor from the Hiccup threshold to the Restart threshold provides an extended off time that reduces the overheating of components including diodes and MOSFETs due to the continuous overload. The off time during the hiccup mode can be calculated from the following equation: LM5021-1: LM5021 20144219 FIGURE 3. Hiccup Mode Control 20144220 FIGURE 4. Waveform at SS and COMP Pin due to Continuous Overload www.national.com 10 LM5021 20144221 FIGURE 5. Waveform at SS and COMP Pin due to Brief Overload 125mV, the Skip Cycle comparator detects the light load condition and disables output pulses from the controller. The controller continues to skip switching cycles until the power supply output falls and the COMP pin voltage increases to demand more output current. The number of cycles skipped will depend on the load and the response time of the frequency compensation network. Eventually the COMP voltage will increase when the voltage loop requires more current to sustain the regulated output voltage. When the PWM comparator input exceeds 130mV (5mV hysteresis), normal fixed frequency switching resumes. Typical power supply designs will produce a short burst of output pulses followed by a long skip cycle interval. The average switching frequency in the Skip Cycle mode can be a small fraction of the normal operating frequency of the power supply. The skip cycle mode of operation can be disabled by adding an offset voltage to the CS pin (refer to Figure 7). A resistive divider connected to a regulated source, injecting a 125mV offset (minimum) on the CS pin, will force the voltage at the PWM Comparator to be greater than 125 mV, disabling the Skip Cycle Comparator. SKIP CYCLE OPERATION During light load conditions, the efficiency of the switching power supply typically drops as the losses associated with switching and operating bias currents of the converter become a significant percentage of the power delivered to the load. The largest component of the power loss is the switching loss associated with the gate driver and external MOSFET gate charge. Each PWM cycle consumes a finite amout of energy as the MOSFET is turned on and then turned off. These switching losses are proportional to the frequency of operation. The Skip Cycle function integrated within the LM5021 controller reduces the average switching frequency to reduce switching losses and improve efficiency during light load conditions. When a light load condition occurs, the COMP pin voltage is reduced by the voltage feedback loop to reduce the peak current delivered by the controller. Referring to Figure 6, the PWM comparator input tracks the COMP pin voltage through a 1.25V level shift circuit and a 3:1 resistor divider. As the COMP pin voltage falls, the input to the PWM comparator falls proportionately. When the PWM comparator input falls to 20144222 FIGURE 6. Skip Cycle Control 11 www.national.com LM5021 20144224 FIGURE 7. Disabling the Skip Cycle Mode www.national.com 12 LM5021 20144223 Typical Application Circuit 13 www.national.com LM5021 Physical Dimensions inches (millimeters) unless otherwise noted 8 Lead MSOP Package NS Package Number MUA08A 8 Lead MDIP Package NS Package Number N08E www.national.com 14 LM5021 Notes 15 www.national.com LM5021 AC-DC Current Mode PWM Controller Notes For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Design Support Amplifiers www.national.com/amplifiers WEBENCH(R) Tools www.national.com/webench Audio www.national.com/audio App Notes www.national.com/appnotes Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns Data Converters www.national.com/adc Samples www.national.com/samples Interface www.national.com/interface Eval Boards www.national.com/evalboards LVDS www.national.com/lvds Packaging www.national.com/packaging Power Management www.national.com/power Green Compliance www.national.com/quality/green Switching Regulators www.national.com/switchers Distributors www.national.com/contacts LDOs www.national.com/ldo Quality and Reliability www.national.com/quality LED Lighting www.national.com/led Feedback/Support www.national.com/feedback Voltage References www.national.com/vref Design Made Easy www.national.com/easy www.national.com/powerwise Applications & Markets www.national.com/solutions Mil/Aero www.national.com/milaero PowerWise(R) Solutions Serial Digital Interface (SDI) www.national.com/sdi Temperature Sensors www.national.com/tempsensors SolarMagicTM www.national.com/solarmagic PLL/VCO www.national.com/wireless www.national.com/training PowerWise(R) Design University THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LIFE SUPPORT POLICY NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. Copyright(c) 2011 National Semiconductor Corporation For the most current product information visit us at www.national.com National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP(R) Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2011, Texas Instruments Incorporated