DATA SH EET
Product specification
File under Integrated Circuits, IC06 December 1990
INTEGRATED CIRCUITS
74HC/HCT280
9-bit odd/even parity
generator/checker
For a complete data sheet, please also download:
•The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
December 1990 2
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
FEATURES
•Word-length easily expanded by cascading
•Similar pin configuration to the “180” for easy system
up-grading
•Generates either odd or even parity for nine data bits
•Output capability: standard
•ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT280 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT280 are 9-bit parity generators or checkers
commonly used to detect errors in high-speed data
transmission or data retrieval systems. Both even and odd
parity outputs are available for generating or checking
even or odd parity up to 9 bits.
The even parity output (∑E) is HIGH when an even number
of data inputs (I0 to I8) are HIGH. The odd parity output (∑0)
is HIGH when an odd number of data inputs are HIGH.
Expansion to larger word sizes is accomplished by tying
the even outputs (∑E) of up to nine parallel devices to the
data inputs of the final stage. For a single-chip 16-bit
even/odd parity generator/checker, see
PC74HC/HCT7080.
APPLICATIONS
•25-line parity generator/checker
•81-line parity generator/checker
QUICK REFERENCE DATA
GND = 0 V; Tamb =25°C; tr=t
f= 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD=C
PD ×VCC2×fi+∑(CL×VCC2×fo) where:
fi= input frequency in MHz
fo= output frequency in MHz
∑(CL×VCC2×fo) = sum of outputs
CL= output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI= GND to VCC
For HCT the condition is VI= GND to VCC −1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
.
SYMBOL PARAMETER CONDITIONS TYPICAL UNIT
HC HCT
tPHL/ tPLH propagation delay CL= 15 pF; VCC =5 V
I
n
to ∑E17 18 ns
In to ∑O20 22 ns
CIinput capacitance 3.5 3.5 pF
CPD power dissipationcapacitance per package notes 1 and 2 65 65 pF
December 1990 3
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
PIN DESCRIPTION
PIN NO. SYMBOL NAME AND FUNCTION
8, 9, 10, 11, 12, 13, 1, 2, 4 I0 to I8data inputs
5, 6 ∑E,∑Oparity outputs
7 GND ground (0 V)
14 VCC positive supply voltage
Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol.
December 1990 4
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
Fig.4 Functional diagram.
FUNCTION TABLE
Note
1. H = HIGH voltage level
L = LOW voltage level
INPUTS OUTPUTS
number of HIGH data
inputs (I0 to I8)∑E∑O
even
odd H
LL
H
Fig.5 Logic diagram.
December 1990 5
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
.
Out put capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr=t
f= 6 ns; CL= 50 pF
SYMBOL PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC VCC
(V) WAVEFORMS
+25 −40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
In to ∑E
55
20
16
200
40
34
250
50
43
300
60
51
ns 2.0
4.5
6.0
Fig.6
tPHL/ tPLH propagation delay
In to ∑O
63
23
18
200
40
34
250
50
43
300
60
51
ns 2.0
4.5
6.0
Fig.6
tTHL/ tTLH output transition time 19
7
6
75
15
13
95
19
16
110
22
19
ns 2.0
4.5
6.0
Fig.6
December 1990 6
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications.
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr=t
f= 6 ns; CL= 50 pF
INPUT UNIT LOAD COEFFICIENT
In1.0
SYMBOL PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HCT VCC
(V) WAVEFORMS
+25 −40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
In to ∑E
21 42 53 63 ns 4.5 Fig.6
tPHL/ tPLH propagation delay
In to ∑O
26 45 56 68 ns 4.5 Fig.6
tTHL/ tTLH output transition time 7 15 19 22 ns 4.5 Fig.6
December 1990 7
Philips Semiconductors Product specification
9-bit odd/even parity generator/checker 74HC/HCT280
AC WAVEFORMS
APPLICATION INFORMATION
PACKAGE OUTLINES
See
“74HC/HCT/HCU/HCMOS Logic Package Outlines”
.
Fig.6 Waveforms showing the data input (In) to parity outputs (∑E,∑O) propagation delays and the output
transition time.
(1) HC : VM= 50%; VI= GND to VCC.
HCT: VM= 1.3 V; VI= GND to 3 V.
Fig.7 Cascaded 17-bit odd/even parity generator/checker.
For a single-chip 16-bit even/odd parity
generator/checker, see PC74HC/HCT7080.
