LTC3200/LTC3200-5
1
APPLICATIO S
U
DESCRIPTIO
U
FEATURES
TYPICAL APPLICATIO
U
The LTC
®
3200/LTC3200-5 are low noise, constant fre-
quency switched capacitor voltage doublers. They pro-
duce a regulated output voltage from a 2.7V to 4.5V input
with up to 100mA of output current. Low external parts
count (one flying capacitor and two small bypass capaci-
tors at V
IN
and V
OUT
) make the LTC3200/LTC3200-5
ideally suited for small, battery-powered applications.
A new charge-pump architecture maintains constant
switching frequency to zero load and reduces both output
and input ripple. The LTC3200/LTC3200-5 have thermal
shutdown capability and can survive a continuous short-
circuit from V
OUT
to GND. Built-in soft-start circuitry
prevents excessive inrush current during start-up.
High switching frequency enables the use of small ceramic
capacitors. A low current shutdown feature disconnects
the load from V
IN
and reduces quiescent current to <1µA.
The LTC3200 is available in an 8-pin MSOP package and
the LTC3200-5 is available in a 6-pin ThinSOT.
White LED Backlighting
Li-Ion Battery Backup Supplies
Local 3V to 5V Conversion
Smart Card Readers
PCMCIA Local 5V Supplies
, LTC and LT are registered trademarks of Linear Technology Corporation.
Low Noise Constant Frequency Operation
Output Current: 100mA
Available in 8-Pin MSOP (LTC3200) and Low
Profile (1mm) 6-Pin ThinSOT
TM
(LTC3200-5)
Packages
2MHz Switching Frequency
Fixed 5V ± 4% Output (LTC3200-5) or ADJ
V
IN
Range: 2.7V to 4.5V
Automatic Soft-Start Reduces Inrush Current
No Inductors
I
CC
<1µA in Shutdown
Low Noise, Regulated
Charge Pump DC/DC Converters
Regulated 5V Output from a 2.7V to 4.5V Input
Output Ripple Voltage vs Load Current
OUTPUT CURRENT (mA)
0
OUTPUT RIPPLE (mV
P-P
)
20
30
100
3200 TA02
10
025 50 75
40
C
OUT
= 2.2µF
C
OUT
= 1µF
V
IN
= 3V
C
FLY
= 1µF
T
A
= 25°C
1
LTC3200-5
2
3
6
5
4
V
OUT
3200-5 TA01
1µF
1µF
1µF
GND
C
+
V
IN
C
SHDN
ON
OFF
V
IN
2.7V TO 4.5V V
OUT
=
5V ±4%
I
OUT
UP TO 40mA, V
IN
2.7V
I
OUT
UP TO 100mA, V
IN
3.1V
ALL CAPACITORS = MURATA GRM 39X5R105K6.3AJ
OR TAIYO YUDEN JMK107BJ105MA
ThinSOT is a trademark of Linear Technology Corporation.
LTC3200/LTC3200-5
2
V
IN
to GND...................................................0.3V to 6V
V
OUT
to GND .............................................0.3V to 5.5V
V
FB
, SHDN to GND........................ 0.3V to (V
IN
+ 0.3V)
I
OUT
(Note 2)....................................................... 150mA
ORDER PART
NUMBER
MS8 PART MARKING
T
JMAX
= 150°C, θ
JA
= 230°C/W
Consult factory for parts specified with wider operating temperature ranges.
LTNV
LTC3200EMS8
ABSOLUTE AXI U RATI GS
W
WW
U
PACKAGE/ORDER I FOR ATIO
UUW
(Note 1)
ELECTRICAL CHARACTERISTICS
The denotes specifications which apply over the full operating
temperature range. Specifications are at TA = 25°C, VIN = 3.6V, CFLY = 1µF, CIN = 1µF, COUT = 1µF unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
V
IN
Input Voltage 2.7 4.5 V
V
OUT
Output Voltage 2.7V V
IN
4.5V, I
OUT
40mA 4.8 5 5.2 V
3.1V V
IN
4.5V, I
OUT
100mA 4.8 5 5.2 V
I
CC
Operating Supply Current I
OUT
= 0mA, SHDN = V
IN
3.5 8 mA
I
SHDN
Shutdown Current SHDN = 0V, V
OUT
= 0V 1µA
V
FB
FB Voltage (LTC3200) 1.217 1.268 1.319 V
I
FB
FB Input Current (LTC3200) V
FB
= 1.4V –50 50 nA
V
R
Output Ripple (LTC3200-5) V
IN
= 3V, I
OUT
= 100mA 30 mV
P-P
ηEfficiency (LTC3200-5) V
IN
= 3V, I
OUT
= 50mA 80 %
F
OSC
Switching Frequency 1 2 MHz
V
IH
SHDN Input Threshold 1.3 V
V
IL
SHDN Input Threshold 0.4 V
I
IH
SHDN Input Current SHDN = V
IN
–1 1 µA
I
IL
SHDN Input Current SHDN = 0V –1 1 µA
t
ON
V
OUT
Turn-On Time V
IN
= 3V, I
OUT
= 0mA, 10% to 90% 0.8 ms
R
OL
Open-Loop Output Resistance V
IN
= 3V, I
OUT
= 100mA, V
FB
= 0V (Note 4) 9.2
V
OUT
1
GND 2
SHDN 3
6 C
+
5 V
IN
4 C
TOP VIEW
S6 PACKAGE
6-LEAD PLASTIC SOT-23
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: Based on long term current density limitations.
Note 3: The LTC3200E/LTC3200E-5 are guaranteed to meet performance
specifications from 0°C to 70°C. Specifications over the –40°C to 85°C
operating temperature range are assured by design, characterization and
correlation with statistical process controls.
Note 4: R
OL
(2 V
IN
– V
OUT
)/I
OUT
V
OUT
Short-Circuit Duration ............................. Indefinite
Operating Temperature Range (Note 3) .. 40°C to 85°C
Storage Temperature Range ................. 65°C to 150°C
Lead Temperature (Soldering, 10 sec)..................300°C
ORDER PART
NUMBER
S6 PART MARKING
LTSH
LTC3200ES6-5
1
2
3
4
C
+
V
IN
C
PGND
8
7
6
5
V
OUT
FB
SHDN
SGND
TOP VIEW
MS8 PACKAGE
8-LEAD PLASTIC MSOP
T
JMAX
= 150°C, θ
JA
= 200°C/W
LTC3200/LTC3200-5
3
TYPICAL PERFOR A CE CHARACTERISTICS
UW
Output Voltage vs Supply Voltage Output Voltage vs Load Current
SUPPLY VOLTAGE (V)
2.7
OUTPUT VOLTAGE (V)
5.15
5.10
5.05
5.00
4.95
4.90
4.85 3.0 3.3 3.6 3.9
3200 F01
4.2 4.5
CIN = COUT = CFLY = 1µF
IOUT = 20mA
TA = 85°C
TA = 25°C
TA = –40°C
LOAD CURRENT (mA)
0
OUTPUT VOLTAGE (V)
200
3200 G02
50 100 150
5.2
5.1
5.0
4.9
4.8
V
IN
= 2.7V V
IN
= 3V
V
IN
= 3.2V
C
IN
= C
OUT
= C
FLY
= 1µF
T
A
= 25°C
SUPPLY VOLTAGE (V)
2.7
SUPPLY CURRENT (mA)
6
5
4
33.0 3.3 3.6 3.9
3200 G03
4.54.2
C
IN
= C
OUT
= C
FLY
= 1µF
V
SHDN
= V
IN
T
A
= 85°C
T
A
= –40°C
T
A
= 25°C
OSCILLATOR FREQUENCY (MHz)
3.0
2.8
2.6
2.4
2.2
2.0
1.8
1.6
1.4
1.2
1.0
SUPPLY VOLTAGE (V)
2.7 3.0 3.3 3.6 3.9
3200 G04
4.54.2
T
A
= –40°C
T
A
= 25°C
T
A
= 85°C
SUPPLY VOLTAGE (V)
2.7 3.0 3.3 3.6 3.9
3200 G05
4.54.2
THRESHOLD VOLTAGE (V)
1.1
1.0
0.9
0.8
0.7
0.6
0.5
T
A
= 85°C
T
A
= 25°C
T
A
= –40°C
SUPPLY VOLTAGE (V)
2.7
OUTPUT CURRENT (mA)
250
200
150
100 3.0 3.3 3.6 3.9
3200 G07
4.54.2
C
FLY
= 1µF
T
A
= 25°C
V
OUT
= 0V
Oscillator Frequency vs Supply
Voltage VSHDN Threshold Voltage vs
Supply Voltage Efficiency vs Load Current
No Load Supply Current vs Supply
Voltage
Short Circuit Current vs Supply
Voltage
LOAD CURRENT (mA)
EFFICIENCY (%)
100
90
80
70
60
50
40
30 1 10 100
3200 G06
C
IN
= C
OUT
= C
FLY
= 1µF
T
A
= 25°CV
IN
= 2.7V
V
IN
= 3.2V
V
IN
= 3.7V
V
IN
= 4.5V
(LTC3200-5)
LTC3200/LTC3200-5
4
PIN FUNCTIONS
UUU
C
+
(Pins 1/6): Flying Capacitor Positive Terminal.
V
IN
(Pins 2/5): Input Supply Voltage. V
IN
should be
bypassed with a 1µF to 4.7µF low ESR ceramic capacitor.
C
(Pins 3/4): Flying Capacitor Negative Terminal.
GND (Pins 4,5/2): Ground. Should be tied to a ground
plane for best performance.
SHDN (Pins 6/3): Active Low Shutdown Input. A low on
SHDN disables the LTC3200/LTC3200-5. SHDN must not
be allowed to float.
FB
(Pin 7): (LTC3200 Only) Feedback Input Pin. An output
divider should be connected from V
OUT
to FB to program
the output voltage.
V
OUT
(Pins 8/1): Regulated Output Voltage. V
OUT
should
be bypassed with a 1µF to 4.7µF low ESR ceramic capaci-
tor as close as possible to the pin for best performance.
LTC3200/LTC3200-5
TYPICAL PERFOR A CE CHARACTERISTICS
UW
VOUT Soft-Start Ramp Output Ripple Load Transient Response
(LTC3200-5) TA = 25°C
V
OUT
(AC
COUPLED)
20mV/DIV
C
OUT
= 1µF
200ns/DIVV
IN
= 3.3V
I
L
= 100mA
C
OUT
= 3.3µF
C
OUT
= 10µF
32005 G09
I
L
10mA TO
90mA
50mA/DIV
V
OUT
(AC
COUPLED)
50mV/DIV
10µs/DIVV
IN
= 3.3V
C
OUT
= 1µF
32005 G10
V
SHDN
2V/DIV
V
OUT
1V/DIV
200µs/DIVV
IN
= 3V
32005 G08
LTC3200/LTC3200-5
5
+
V
OUT
V
IN
SHDN
C
+
C
3200-5 BD
CHARGE
PUMP
2MHz
OSCILLATOR
SOFT-START
AND
SWITCH CONTROL
GND
4
6
2
5
1
3
+
V
OUT
V
IN
SHDN
C
+
C
3200 BD
CHARGE
PUMP
2MHz
OSCILLATOR
SOFT-START
AND
SWITCH CONTROL
PGND
3
1
4
SGND
5
2
8
6
FB 7
LTC3200
LTC3200-5
SI PLIFIED
W
BLOCK DIAGRA S
W
LTC3200/LTC3200-5
6
OPERATIO
U
Operation (Refer to Simplified Block Diagrams)
The LTC3200/LTC3200-5 use a switched capacitor charge
pump to boost V
IN
to a regulated output voltage. Regula-
tion is achieved by sensing the output voltage through an
internal resistor divider (LTC3200-5) and modulating the
charge pump output current based on the error signal. A
2-phase nonoverlapping clock activates the charge pump
switches. The flying capacitor is charged from V
IN
on the
first phase of the clock. On the second phase of the clock
it is stacked in series with V
IN
and connected to V
OUT
. This
sequence of charging and discharging the flying capacitor
continues at a free running frequency of 2MHz (typ).
In shutdown mode all circuitry is turned off and the
LTC3200/LTC3200-5 draw only leakage current from the
V
IN
supply. Furthermore, V
OUT
is disconnected from V
IN
.
The SHDN pin is a CMOS input with a threshold voltage of
approximately 0.8V. The LTC3200/LTC3200-5 is in shut-
down when a logic low is applied to the SHDN pin. Since
the SHDN pin is a high impedance CMOS input it should
never be allowed to float. To ensure that its state is defined
it must always be driven with a valid logic level.
Short-Circuit/Thermal Protection
The LTC3200/LTC3200-5 have built-in short-circuit current
limiting as well as overtemperature protection. During
short-circuit conditions, they will automatically limit their
output current to approximately 225mA. At higher tempera-
tures, or if the input voltage is high enough to cause exces-
sive self heating on chip, thermal shutdown circuitry will
shut down the charge pump once the junction temperature
exceeds approximately 160°C. It will reenable the charge
pump once the junction temperature drops back to approxi-
mately 155°C. The LTC3200/LTC3200-5 will cycle in and
out of thermal shutdown indefinitely without latch-up or
damage until the short-circuit on V
OUT
is removed.
Shutdown Current
Since the output voltage can go above the input voltage,
special circuitry is required to control internal logic.
Detection logic will draw an input current of 5µA when the
LTC3200 is in shutdown. However, this current will be
eliminated when the output voltage (V
OUT
) is at 0V. To
ensure that V
OUT
is at 0V in shutdown on the adjustable
LTC3200 a bleed resistor may be needed from V
OUT
to GND.
Typically 10k to 100k is acceptable.
Soft-Start
The LTC3200/LTC3200-5 have built-in soft-start circuitry
to prevent excessive current flow at V
IN
during start-up.
The soft-start time is preprogrammed to approximately
1ms, so the start-up current will be primarily dependent
upon the output capacitor. The start-up input current can
be calculated with the expression:
IC
V
ms
STARTUP OUT OUT
=21
For example, with a 2.2µF output capacitor the start-up
input current of an LTC3200-5 will be approximately
22mA. If the output capacitor is 10µF then the start-up
input current will be about 100mA.
Programming the LTC3200 Output Voltage (FB Pin)
While the LTC3200-5 version has an internal resistive
divider to program the output voltage, the programmable
LTC3200 may be set to an arbitrary voltage via an external
resistive divider. Since it employs a voltage doubling
charge pump, it is not possible to achieve output voltages
greater than twice the available input voltage. Figure 1
shows the required voltage divider connection.
The voltage divider ratio is given by the expression:
R
R
V
V
OUT
1
2 1 268 1=.
Typical values for total voltage divider resistance can
range from several ks up to 1M.
8
7
4
V
OUT
FB
PGND
R1
32005 F01
C
OUT
R2
5
V
OUT
1.268V 1 + R1
R2
()
SGND
Figure 1. Programming the Adjustable LTC3200
LTC3200/LTC3200-5
7
Maximum Available Output Current
For the adjustable LTC3200, the maximum available out-
put current and voltage can be calculated from the effec-
tive open-loop output resistance, R
OL
, and effective output
voltage, 2V
IN(MIN)
.
Tantalum and aluminum capacitors are not recommended
because of their high ESR.
The value of C
OUT
directly controls the amount of output
ripple for a given load current. Increasing the size of C
OUT
will reduce the output ripple at the expense of higher
minimum turn on time and higher start-up current. The
peak-to-peak output ripple is approximately given by the
expression:
VI
fC
RIPPLEP P OUT
OSC OUT
2•
Where f
OSC
is the LTC3200/LTC3200-5’s oscillator fre-
quency (typically 2MHz) and C
OUT
is the output charge
storage capacitor.
Both the style and value of the output capacitor can signifi-
cantly affect the stability of the LTC3200/LTC3200-5. As
shown in the Block Diagrams, the LTC3200/LTC3200-5
use a linear control loop to adjust the strength of the charge
pump to match the current required at the output. The
error signal of this loop is stored directly on the output
charge storage capacitor. The charge storage capacitor
also serves to form the dominant pole for the control loop.
To prevent ringing or instability on the LTC3200-5 it is
important for the output capacitor to maintain at least 0.47µF
of capacitance over all conditions. On the adjustable
LTC3200 the output capacitor should be at least 0.47µF ×
5V/V
OUT
to account for the alternate gain factor.
Likewise excessive ESR on the output capacitor will tend
to degrade the loop stability of the LTC3200/LTC3200-5.
The closed loop output resistance of the LTC3200-5 is
designed to be 0.5. For a 100mA load current change,
the output voltage will change by about 50mV. If the output
capacitor has 0.3 or more of ESR, the closed loop
frequency response will cease to roll off in a simple one
pole fashion and poor load transient response or instabil-
ity could result. Ceramic capacitors typically have excep-
tional ESR performance and combined with a tight board
layout should yield very good stability and load transient
performance.
As the value of COUT controls the amount of output
ripple, the value of CIN controls the amount of ripple
present at the input pin (VIN). The input current to the
OPERATIO
U
From Figure 2 the available current is given by:
IVV
R
OUT IN OUT
OL
=2–
Typical R
OL
values as a function of temperature are shown
in Figure 3.
Figure 2. Equivalent Open-Loop Circuit
+
R
OL
I
OUT
V
OUT
2V
IN
32005 F02
+
V
IN
, V
OUT
Capacitor Selection
The style and value of capacitors used with the LTC3200/
LTC3200-5 determine several important parameters such
as regulator control loop stability, output ripple, charge
pump strength and minimum start-up time.
To reduce noise and ripple, it is recommended that low
ESR (<0.1) ceramic capacitors be used for both C
IN
and C
OUT
. These capacitors should be 0.47µF or greater.
Figure 3. Typical ROL vs Temperature
AMBIENT TEMPERATURE (°C)
–50
OUTPUT RESISTANCE ()
–25 02550
32005 • F03
75 100
I
OUT
= 100mA
C
FLY
= 1µF
V
FB
= 0V
11
10
9
8
V
IN
= 3.3V
V
IN
= 2.7V
LTC3200/LTC3200-5
8
LTC3200/LTC3200-5 will be relatively constant while the
charge pump is on either the input charging phase or the
output charging phase but will drop to zero during the
clock nonoverlap times. Since the nonoverlap time is
small (~25ns), these missing “notches” will result in only
a small perturbation on the input power supply line. Note
that a higher ESR capacitor such as tantalum will have
higher input noise due to the input current change times
the ESR. Therefore ceramic capacitors are again recom-
mended for their exceptional ESR performance.
Further input noise reduction can be achieved by powering
the LTC3200/LTC3200-5 through a very small series in-
ductor as shown in Figure 4. A 10nH inductor will reject the
fast current notches, thereby presenting a nearly constant
current load to the input power supply. For economy the
10nH inductor can be fabricated on the PC board with
about 1cm (0.4") of PC board trace.
RVV
IfC
OL MIN IN OUT
OUT OSC FLY
()
≡≅
21
Where f
OSC
is the switching frequency (2MHz typ) and
C
FLY
is the value of the flying capacitor. The charge pump
will typically be weaker than the theoretical limit due to
additional switch resistance, however for very light load
applications the above expression can be used as a guide-
line in determining a starting capacitor value.
Ceramic Capacitors
Ceramic capacitors of different materials lose their capaci-
tance with higher temperature and voltage at different
rates. For example, a capacitor made of X5R or X7R
material will retain most of its capacitance from – 40°C to
85°C whereas a Z5U or Y5V style capacitor will lose
considerable capacitance over that range. Z5U and Y5V
capacitors may also have a very poor voltage coefficient
causing them to lose 60% or more of their capacitance
when the rated voltage
is applied. Therefore, when com-
paring different capacitors it is often more appropriate to
compare the amount of achievable capacitance for a given
case size rather than discussing the specified capacitance
value. For example, over rated voltage and temperature
conditions, a 1µF, 10V, Y5V ceramic capacitor in an 0603
case may not provide any more capacitance than a
0.22µF, 10V, X7R available in the same 0603 case. In fact
for most LTC3200/LTC3200-5 applications these capaci-
tors can be considered roughly equivalent . The capacitor
manufacturer’s data sheet should be consulted to deter-
mine what value of capacitor is needed to ensure the
desired capacitance at all temperatures and voltages.
Below is a list of ceramic capacitor manufacturers and
how to contact them:
AVX www.avxcorp.com
Kemet www.kemet.com
Murata www.murata.com
Taiyo Yuden www.t-yuden.com
Vishay www.vishay.com
OPERATIO
U
Figure 4. 10nH Inductor Used for
Additional Input Noise Reduction
Flying Capacitor Selection
Warning: A polarized capacitor such as tantalum or
aluminum should never be used for the flying capacitor
since its voltage can reverse upon start-up of the LTC3200/
LTC3200-5. Low ESR ceramic capacitors should always
be used for the flying capacitor.
The flying capacitor controls the strength of the charge
pump. In order to achieve the rated output current it is
necessary to have at least 0.68µF of capacitance for the
flying capacitor.
For very light load applications the flying capacitor may be
reduced to save space or cost. The theoretical minimum
output resistance of a voltage doubling charge pump is
given by:
LTC3200/
LTC3200-5
0.22µF1µF
V
IN
GND
10nH
V
IN
32005 F02
LTC3200/LTC3200-5
9
OPERATIO
U
Power Efficiency
The power efficiency (η) of the LTC3200/LTC3200-5 is
similar to that of a linear regulator with an effective input
voltage of twice the actual input voltage. This occurs
because the input current for a voltage doubling charge
pump is approximately twice the output current. In an ideal
regulating voltage doubler the power efficiency would be
given by:
η≡ = =
P
P
VI
VI
V
V
OUT
IN
OUT OUT
IN OUT
OUT
IN
•2 2
At moderate to high output power the switching losses
and quiescent current of the LTC3200/LTC3200-5 are
negligible and the expression above is valid. For example
with V
IN
= 3V, I
OUT
= 50mA and V
OUT
regulating to 5V the
measured efficiency is 80% which is in close agreement
with the theoretical 83.3% calculation.
Operation at V
IN
> 5V
LTC3200/LTC3200-5 will continue to operate with input
voltages somewhat above 5V. However, because of its
constant frequency nature, some charge due to internal
switching will be coupled to V
OUT
causing a slight upward
movement of the output voltage at very light loads. To
avoid an output overvoltage problem with high V
IN
, a
moderate standing load current of 1mA will help the
LTC3200/LTC3200-5 maintain exceptional line regula-
tion. This can be achieved with a 5k resistor from V
OUT
to
GND.
Figure 5. Recommended Layout
Layout Considerations
Due to its high switching frequency and the high transient
currents produced by the LTC3200/LTC3200-5, careful
board layout is necessary. A true ground plane and short
connections to all capacitors will improve performance and
ensure proper regulation under all conditions. Figure 5
shows an example layout for the LTC3200-5.
Thermal Management
For higher input voltages and maximum output current
there can be substantial power dissipation in the LTC3200/
LTC3200-5. If the junction temperature increases above
approximately 160°C the thermal shutdown circuitry will
automatically deactivate the output. To reduce the
maximum junction temperature, a good thermal connec-
tion to the PC board is recommended. Connecting the
GND pin (Pins 4/5 for LTC3200, Pin 2 for LTC3200-5) to
a ground plane, and maintaining a solid ground plane
under the device on two layers of the PC board can reduce
the thermal resistance of the package and PC board
considerably.
Derating Power at Higher Temperatures
To prevent an overtemperature condition in high power
applications Figure 6 should be used to determine the
maximum combination of ambient temperature and power
dissipation.
V
IN
V
OUT
GND
32005 F03
SHDN
1µF 1µF
1µF
LTC3200-5
Figure 6. Maximum Power Dissipation
vs Ambient Temperature
AMBIENT TEMPERATURE (°C)
–50
POWER DISSIPATION (W)
–25 02550
32005 • F06
75 100
θ
JA
= 175°C/W
T
J
= 160°C
1.2
1.0
0.8
0.6
0.4
0.2
0
LTC3200/LTC3200-5
10
PACKAGE DESCRIPTIO
U
MS8 Package
8-Lead Plastic MSOP
(LTC DWG # 05-08-1660)
OPERATIO
U
The power dissipated in the LTC3200/LTC3200-5 should
always fall under the line shown for a given ambient
temperature. The power dissipated in the LTC3200/
LTC3200-5 is given by the expression:
P
D
(2V
IN
– V
OUT
)I
OUT
This derating curve assumes a maximum thermal
resistance, θ
JA
, of 175°C/W for both the 6 pin ThinSOT
LTC3200-5 and the 8 pin MSOP adjustable LTC3200
which can be achieved from a printed circuit board layout
with a solid ground plane and a good connection to the
ground pins of the LTC3200/LTC3200-5. Operation out-
side of this curve will cause the junction temperature to
exceed 160°C which may trigger the thermal shutdown
circuitry.
MSOP (MS8) 1100
* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH,
PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
0.021 ± 0.006
(0.53 ± 0.015)
0° – 6° TYP
SEATING
PLANE
0.007
(0.18)
0.043
(1.10)
MAX
0.009 – 0.015
(0.22 – 0.38) 0.005 ± 0.002
(0.13 ± 0.05)
0.034
(0.86)
REF
0.0256
(0.65)
BSC 12
34
0.193 ± 0.006
(4.90 ± 0.15)
8765
0.118 ± 0.004*
(3.00 ± 0.102)
0.118 ± 0.004**
(3.00 ± 0.102)
LTC3200/LTC3200-5
11
PACKAGE DESCRIPTIO
U
S6 Package
6-Lead Plastic ThinSOT-23
(LTC DWG # 05-08-1634)
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
1.50 – 1.75
(.059 – .069)
(NOTE 3)
2.60 – 3.00
(.102 – .118)
.25 – .50
(.010 – .020)
(6PLCS, NOTE 2)
L
DATUM ‘A’
.09 – .20
(.004 – .008)
(NOTE 2)
A1
S6 SOT-23 0401
2.80 – 3.10
(.110 – .118)
(NOTE 3)
.95
(.037)
REF
AA2
1.90
(.074)
REF
.20
(.008)
.90 – 1.45
(.035 – .057)
.00 – 0.15
(.00 – .006)
.90 – 1.30
(.035 – .051)
.35 – .55
(.014 – .021)
1.00 MAX
(.039 MAX)
A
A1
A2
L
.01 – .10
(.0004 – .004)
.80 – .90
(.031 – .035)
.30 – .50 REF
(.012 – .019 REF)
PIN ONE ID
MILLIMETERS
(INCHES)
NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN
3. DRAWING NOT TO SCALE
4. DIMENSIONS ARE INCLUSIVE OF PLATING
5. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
6. MOLD FLASH SHALL NOT EXCEED .254mm
7. PACKAGE EIAJ REFERENCE IS:
SC-74A (EIAJ) FOR ORIGINAL
JEDEL MO-193 FOR THIN
SOT-23
(Original) SOT-23
(ThinSOT)
LTC3200/LTC3200-5
12
Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900
FAX: (408) 434-0507
www.linear-tech.com
LINEAR TECHNOLOGY CORPORATION 2000
32005f LT/TP 0501 2K • PRINTED IN USA
RELATED PARTS
PART NUMBER DESCRIPTION COMMENTS
LTC1682/-3.3/-5 Doubler Charge Pumps with Low Noise LDO MS8 and SO-8 Packages , I
OUT
= 80mA, Output Noise = 60µV
RMS
LTC1751/-3.3/-5 Doubler Charge Pumps V
OUT
= 5V at 100mA; V
OUT
= 3.3V at 80mA; ADJ; MSOP Packages
LTC1754-3.3/-5 Doubler Charge Pumps with Shutdown ThinSOT Package; I
Q
= 13µA; I
OUT
= 50mA
LTC1928-5 Doubler Charge Pump with Low Noise LDO ThinSOT Output Noise = 60µV
RMS
; V
OUT
= 5V; V
IN
= 2.7V to 4V
3V TO 4.4V
Li-Ion
BATTERY
C
C
+
V
IN
46
V
OUT
LTC3200-5
GND
SHDN
1
2
5
1µF
3
100
1µF1µF100100
3200-5 TA03
100100
DRIVE UP TO 5 LEDS
ON OFF
V
SHDN
(APPLY PWM WAVEFORM FOR
ADJUSTABLE BRIGHTNESS CONTROL) t
Lithium-Ion Battery to 5V White or Blue LED Driver
TYPICAL APPLICATIO S
U
White or Blue LED Driver with LED Current Control
1µF
LTC3200
C
+
C
V
OUT
FB
ON OFF PGND
V
IN
SHDN
8
13
7
4
SGND 5
2
682
32005 TA04
1µF
82
UP TO 6 LEDS
82828282
3V TO 4.4V
Li-Ion
BATTERY 1µF
V
SHDN
(APPLY PWM WAVEFORM FOR
ADJUSTABLE BRIGHTNESS CONTROL) t
USB Port to Regulated 5V Power Supply
546
LTC3200-5
1µF
3
1
2
32005 TA05
1µF 1µF
V
OUT
5V ±4%
50mA