IPB100N06S2L-05 IPP100N06S2L-05 OptiMOS(R) Power-Transistor Product Summary Features * N-channel Logic Level - Enhancement mode * Automotive AEC Q101 qualified V DS 55 V R DS(on),max (SMD version) 4.4 m ID 100 A * MSL1 up to 260C peak reflow * 175C operating temperature PG-TO263-3-2 * Green package (lead free) PG-TO220-3-1 * Ultra low Rds(on) * 100% Avalanche tested Type Package Ordering Code Marking IPB100N06S2L-05 PG-TO263-3-2 SP0002-19003 PN06L05 IPP100N06S2L-05 PG-TO220-3-1 SP0002-18879 PN06L05 Maximum ratings, at T j=25 C, unless otherwise specified Parameter Symbol Continuous drain current1) ID Conditions T C=25 C, V GS=10 V T C=100 C, V GS=10 V2) Value 100 Unit A 100 Pulsed drain current2) I D,pulse T C=25 C 400 Avalanche energy, single pulse2) E AS I D= 80 A 810 mJ Gate source voltage4) V GS 20 V Power dissipation P tot 300 W Operating and storage temperature T j, T stg -55 ... +175 C Rev. 1.0 T C=25 C page 1 2006-03-13 IPB100N06S2L-05 IPP100N06S2L-05 Parameter Symbol Values Conditions Unit min. typ. max. Thermal characteristics2) Thermal resistance, junction - case R thJC - - 0.5 Thermal resistance, junction ambient, leaded R thJA - - 62 SMD version, device on PCB R thJA minimal footprint - - 62 6 cm2 cooling area5) - - 40 K/W Electrical characteristics, at T j=25 C, unless otherwise specified Static characteristics Drain-source breakdown voltage V (BR)DSS V GS=0 V, I D= 1 mA 55 - - Gate threshold voltage V GS(th) V DS=V GS, I D=250 A 1.2 1.6 2.0 Zero gate voltage drain current I DSS V DS=55 V, V GS=0 V, T j=25 C - 0.01 1 - 1 100 V DS=55 V, V GS=0 V, T j=125 C2) V A Gate-source leakage current I GSS V GS=20 V, V DS=0 V - 1 100 nA Drain-source on-state resistance R DS(on) V GS=4.5 V, I D=80 A - 4.3 5.9 m V GS=4.5 V, I D=80 A, SMD version - 4.0 5.6 V GS=10 V, I D=80 A - 3.5 4.7 V GS=10 V, I D=80 A, SMD version - 3.2 4.4 Drain-source on-state resistance Rev. 1.0 RDS(on) page 2 m 2006-03-13 IPB100N06S2L-05 IPP100N06S2L-05 Parameter Symbol Values Conditions Unit min. typ. max. - 5660 - - 1330 - Dynamic characteristics2) Input capacitance C iss Output capacitance C oss Reverse transfer capacitance Crss - 360 - Turn-on delay time t d(on) - 18 - Rise time tr - 25 - Turn-off delay time t d(off) - 98 - Fall time tf - 24 - Gate to source charge Q gs - 19 25 Gate to drain charge Q gd - 57 90 Gate charge total Qg - 170 230 Gate plateau voltage V plateau - 3.3 - V - - 100 A - - 400 V GS=0 V, V DS=25 V, f =1 MHz V DD=30 V, V GS=4.5 V, I D=100 A, R G=1.3 pF ns Gate Charge Characteristics2) V DD=44 V, I D=100 A, V GS=0 to 10 V nC Reverse Diode Diode continous forward current2) IS Diode pulse current2) I S,pulse Diode forward voltage V SD V GS=0 V, I F=80 A, T j=25 C - 0.9 1.3 V Reverse recovery time2) t rr V R=30 V, I F=I S, di F/dt =100 A/s - 65 80 ns Reverse recovery charge2) Q rr - 125 160 nC T C=25 C 1) Current is limited by bondwire; with an R thJC = 0.5 K/W the chip is able to carry 185 A at 25C. For detailed information see Application Note ANPS071E at www.infineon.com/optimos 2) Defined by design. Not subject to production test. 3) See diagram 13 4) Qualified at -20V and +20V. 5) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 m thick) copper area for drain connection. PCB is vertical in still air. Rev. 1.0 page 3 2006-03-13 IPB100N06S2L-05 IPP100N06S2L-05 1 Power dissipation 2 Drain current P tot = f(T C); V GS 4 V I D = f(T C); V GS 10 V 350 120 300 100 250 200 I D [A] P tot [W] 80 150 60 40 100 20 50 0 0 0 50 100 150 200 0 50 T C [C] 100 150 200 T C [C] 3 Safe operating area 4 Max. transient thermal impedance I D = f(V DS); T C = 25 C; D = 0 Z thJC = f(t p) parameter: t p parameter: D =t p/T 1000 100 1 s 0.5 10 s 100 s 100 10-1 1 ms I D [A] Z thJC [K/W] 0.1 0.05 10-2 10 0.01 single pulse 10-3 1 0.1 1 10 100 10-6 10-5 10-4 10-3 10-2 10-1 100 t p [s] V DS [V] Rev. 1.0 10-7 page 4 2006-03-13 IPB100N06S2L-05 IPP100N06S2L-05 5 Typ. output characteristics 6 Typ. drain-source on-state resistance I D = f(V DS); T j = 25 C R DS(on) = (I D); T j = 25 C parameter: V GS parameter: V GS 300 16 10 V 3V 4V 14 250 12 R DS(on) [m] I D [A] 200 3.5 V 150 10 8 3.5 V 6 100 4V 4.5 V 4 3V 10 V 50 2 2.5 V 0 0 2 4 0 6 8 0 10 20 40 V DS [V] 60 80 100 120 I D [A] 7 Typ. transfer characteristics 8 Typ. Forward transconductance I D = f(V GS); V DS = 6V g fs = f(I D); T j = 25C parameter: T j parameter: g fs 200 300 180 250 160 140 200 g fs [S] I D [A] 120 100 150 80 100 60 40 50 175 C 20 25 C -55 C 0 0 1 2 3 4 Rev. 1.0 0 50 100 150 200 I D [A] V GS [V] page 5 2006-03-13 IPB100N06S2L-05 IPP100N06S2L-05 9 Typ. Drain-source on-state resistance 10 Typ. gate threshold voltage R DS(ON) = f(T j) V GS(th) = f(T j); V GS = V DS parameter: I D = 80 A; VGS = 10 V parameter: I D 10 2.5 8 2 6 1.5 V GS(th) [V] R DS(on) [m] 1350 A 4 2 270 A 1 0.5 0 0 -60 -20 20 60 100 140 180 -60 -20 20 T j [C] 60 100 140 180 T j [C] 11 Typ. capacitances 12 Typical forward diode characteristicis C = f(V DS); V GS = 0 V; f = 1 MHz IF = f(VSD) parameter: T j 104 103 Ciss 102 I F [A] C [pF] Coss 103 Crss 175 C 25 C 101 102 100 0 5 10 15 20 25 30 V DS [V] Rev. 1.0 0 0.2 0.4 0.6 0.8 1 1.2 1.4 V SD [V] page 6 2006-03-13 IPB100N06S2L-05 IPP100N06S2L-05 13 Typical avalanche energy 14 Typ. gate charge E AS = f(T j) V GS = f(Q gate); I D = 100 A pulsed parameter: I D 12 1400 50 A 44 V 11 V 1200 10 60 A 1000 80 A 800 V GS [V] E AS [mJ] 8 600 6 4 400 2 200 0 0 0 50 100 150 0 200 50 100 T j [C] 150 200 Q gate [nC] 15 Typ. drain-source breakdown voltage 16 Gate charge waveforms V BR(DSS) = f(T j); I D = 1 mA 66 64 V GS Qg 62 V BR(DSS) [V] 60 58 56 54 52 50 Q gate 48 Q gs Q gd 46 -60 -20 20 60 100 140 180 T j [C] Rev. 1.0 page 7 2006-03-13 IPB100N06S2L-05 IPP100N06S2L-05 Published by Infineon Technologies AG St.-Martin-Strae 53 D-81541 Munchen (c) Infineon Technologies AG 2004 All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Information For further information on technology, delivery terms and conditions and prices, please contact your nearest Infineon Technologies Office (www.infineon.com) Warnings Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies Office. effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. Rev. 1.0 page 8 2006-03-13