

M72-DVT

05/09/2007



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
34		503014	ENGINEERING RELEASED	05/09/07	?

Page	Contents	Sync
1	Table of Contents	N/A
2	System Block Diagram	DEREK 03/05/2007
3	Power Block Diagram	MARK 03/05/2007
4	BOM Configuration	JAMES 03/05/2007
5	Revision History	JAMES 03/05/2007
6	Power Conn / Alias	MARK 03/05/2007
7	Functional / ICT Test	JAMES 03/05/2007
8	GROUNDING ALIASES	MARK 03/05/2007
9	CPU FSB	JAMES 03/05/2007
10	CPU Power & Ground	JAMES 03/05/2007
11	CPU Decoupling & VID	MARK 03/05/2007
12	eXtended Debug Port (XDP)	JAMES 03/05/2007
13	NB CPU Interface	T9_MLB_NOME 03/05/2007
14	NB PEG / Video Interfaces	T9_MLB_NOME 03/05/2007
15	NB Misc Interfaces	T9_MLB_NOME 03/05/2007
16	NB DDR2 Interfaces	T9_MLB_NOME 03/05/2007
17	NB Power 1	T9_MLB_NOME 03/05/2007
18	NB Power 2	T9_MLB_NOME 03/05/2007
19	NB Grounds	T9_MLB_NOME 03/05/2007
20	NB Standard Decoupling	JAMES 03/05/2007
21	NB Graphics Decoupling	JAMES 03/05/2007
22	SB Enet, Disk, FSB, LPC	DAVE 03/05/2007
23	SB PCI, PCIe, DMI, USB	DAVE 03/05/2007
24	SB Pwr Mgt, GPIO, Clink	DAVE 03/05/2007
25	SB Power & Ground	DAVE 03/05/2007
26	SB Decoupling	DAVE 03/05/2007
27	SB Misc	DAVE 03/05/2007
28	Clock (CK505)	JAMES 03/05/2007
29	Clock Termination	JAMES 03/05/2007
30	DDR2 SO-DIMM Connector A	JAMES 03/05/2007
31	DDR2 SO-DIMM Connector B	JAMES 03/05/2007
32	Memory Active Termination	JAMES 03/05/2007
33	PCI-E MiniCard Connector	DOUG 03/05/2007
34	Ethernet (Yukon)	DOUG 03/05/2007
35	YUKON/ULTRA SUPPORT	DOUG 03/05/2007
36	ETHERNET CONNECTOR	DOUG 03/05/2007
37	FW: 1394B CONTROLLER	DOUG 03/05/2007
38	FW: 1394B MISC	DOUG 03/05/2007
39	FIREWIRE CONNECTORS	DOUG 03/05/2007
40	PATA Connector	DAVE 03/05/2007
41	SATA Connectors	DOUG 03/06/2007
42	EXTERNAL USB CONNECTORS	DOUG 03/05/2007
43	Internal USB Connections	DOUG 03/05/2007
44	SMC	DAVE 03/05/2007
45	SMC Support	DAVE 03/05/2007

Page	Contents	Sync
46	LPC+ Debug Connector	DAVE 03/05/2007
47	SMBUS CONNECTIONS	DAVE 03/05/2007
48	Current & Voltage Sensing	DAVE 03/05/2007
49	Thermal Sensors	DAVE 03/05/2007
50	HD AND OD FAN	DAVE 03/05/2007
51	CPU FAN	DAVE 03/05/2007
52	ALS Support	DAVE 03/05/2007
53	SPI BootROM	DAVE 03/05/2007
54	POWER SEQUENCING BLOCK DIAGRAM	MARK 03/05/2007
55	PGOOD and Power Sequencing	MARK 03/05/2007
56	IMVP6 CPU VCore Regulator	MARK 03/05/2007
57	IMVP6 3RD PHASE	MARK 03/05/2007
58	1.5V / 1.05V SUPPLIES	MARK 03/05/2007
59	1.25V / MCH CORE SUPPLIES	MARK 03/05/2007
60	1.8V S3 / 0.9V S0 SUPPLIES	MARK 03/05/2007
61	5V S5 / 3.3V S3 SUPPLIES	MARK 03/05/2007
62	3.3V / 2.5V POWER SUPPLIES	MARK 03/05/2007
63	S3 & S0 FETs	MARK 03/05/2007
64	MXM PCI-E & PWR	MINGLING 03/05/2007
65	MXM I/O	MINGLING 03/05/2007
66	INTERNAL DISPLAY CONNS	MINGLING 03/05/2007
67	Analog Video Support	MINGLING 03/05/2007
68	External Display Conns	MINGLING 03/05/2007
69	MLB: AUDIO CONNECTOR	DEREK 03/05/2007
70	CPU/FSB Constraints	JONATHAN 03/05/2007
71	NB Constraints	JONATHAN 03/05/2007
72	Memory Constraints	JONATHAN 03/05/2007
73	SB Constraints (1 of 2)	JONATHAN 03/05/2007
74	SB Constraints (2 of 2)	JONATHAN 03/05/2007
75	Clock Constraints	JONATHAN 03/05/2007
76	FireWire & SMC Constraints	JONATHAN 03/05/2007
77	M72/M78 SPECIFIC CONSTRAINTS	JONATHAN 03/05/2007
78	M72/M78 RULE DEFINITIONS	JONATHAN 03/05/2007
79	Cross Reference Page	
80	Cross Reference Page	
81	Cross Reference Page	
82	Cross Reference Page	
83	Cross Reference Page	
84	Cross Reference Page	
85	Cross Reference Page	
86	Cross Reference Page	
87	Cross Reference Page	

DRAWING
TITLE=M72
ABBREV=DRAWING
LAST_MODIFIED=Wed May 9 10:31:03 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		 Apple Computer Inc. NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
	DRAFTER ENG APPD QA APPD RELEASE	DESIGN CK MFG APPD DESIGNER SCALE	
	MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	REV. 34 SHT 1 OF 118



System Block Diagram

SYNC_MASTER=DEREK SYNC_DATE=1/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	2	118	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE
630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0430	1	IC,NB,CRESTLINE,FM,CO,QS	U1400	CRITICAL	
338S0427	1	IC,SB,ICH8M,B1,QS	U2300	CRITICAL	
359S0130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

341T0048 = M78 EFI ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
114S0307	1	RES,8.25K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
132S0010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD
132S0082	1	CAP,CER,0.068UF,10%,16V,0402	C7134		24_INCH_LCD
341S2117	1	IC,2K I2C EEPROM,MXM,M78	U8570	CRITICAL	24_INCH_LCD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD
341T0056	1	EFI ROM,M72/M78	U6100	CRITICAL	
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD
114S0303	1	RES,7.5K,0402,1%,1/16W,LF	R7117		20_INCH_LCD
132S0205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		20_INCH_LCD
132S0082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		20_INCH_LCD
341S2116	1	IC,2K I2C EEPROM,MXM,M72	U8570	CRITICAL	20_INCH_LCD

337S3438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
337S3436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
337S3435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
337S3461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
337S3460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3437	337S3436		CPU	CPU, 2.6G, 55W
124-0361	124-0339		C7490, C7491	CAP
371S0464	371S0154		D7624, D7664	DIODES

MXM_PWR_SENSE BOMOPTION CHANGE FOR PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0070	1	RES,0-OHM,2512	R5350		PRODUCTION
116S0090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

BOM Configuration

SYNC_MASTER=JAMES SYNC_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	4	118	

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

Preliminary

D

D

C

C


B

B

A

A

34	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	5	118	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1



"S0" RAILS

"S3" RAILS

"S5" RAILS

ONLY ON IN RUN

ON IN RUN AND SLEEP

ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 910OHM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	6	118	

8

7

6

5

4

3

2

1

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

LAYOUT NOTE: PLACE NEAR J1000

LAYOUT NOTE: PLACE NEAR U1400

LAYOUT NOTE: PLACE NEAR U3700

LPC CONNECTOR "S0" RAILS NO TEST

Table of testpoints for J1000: FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB CPURST L, CPU INIT L, CPU A20M L, CPU IGNNE L, CPU STCLK L, CPU INTR, CPU NMI, CPU SMI L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK CPU P, FSB CLK CPU N.

Table of testpoints for U1400: FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB HIT L, FSB HITM L, FSB BNR L, FSB BREQ0 L, FSB DBSY L, FSB DPMR L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK NB P, FSB CLK NB N, VR_PWRGOOD_DELAY, NB_RESET L, NB_CLK100M_PCIE_P, NB_CLK100M_PCIE_N, DMI_S2N_N<0>, DMI_S2N_P<0>.

Table of testpoints for U3700: PCIE_CLK100M_ENET_P, PCIE_CLK100M_ENET_N, PCIE_ENET_R2D_P, PCIE_ENET_R2D_N, ENET_RESET L, PCIE_CLK100M_FW_P, PCIE_CLK100M_FW_N, PCIE_FW_R2D_P, PCIE_FW_R2D_N, FW_RESET L, PCIE_CLK33M_SMC, SMC_LRESSET L, SMC_RESET L, LPC_AD<1>, PWRK_SEQ, STARTUP (BOOT/WAKE) TIMING, SHUTDOWN/SLEEP TIMING.

Table of testpoints for U4000: PCIE_CLK100M_FW_P, PCIE_CLK100M_FW_N, PCIE_FW_R2D_P, PCIE_FW_R2D_N, FW_RESET L, PCIE_CLK33M_SMC, SMC_LRESSET L, SMC_RESET L, LPC_AD<1>, PWRK_SEQ, STARTUP (BOOT/WAKE) TIMING, SHUTDOWN/SLEEP TIMING.

Table of testpoints for LPC CONNECTOR: =PP3V3_S5_LPCPLUS, =PP5V_S0_LPCPLUS, FWH_INIT L, PCI_CLK33M_LPCPLUS, LPC_AD<0>, LPC_AD<1>, LPC_AD<2>, LPC_AD<3>, PM_CLKRUN L, BOOT_LPC_SPI L, SMC_TMS, DEBUG_RESET L, SMC_TRST L, SMC_TDO, SMC_TDI, SMC_TCK, SMC_RESET L, SMC_NMI, SMC_RX L, LINDACARD_GPIO, 16 TP'S.

Table of testpoints for "S0" RAILS: PP0V9_S0, PPVCORE_CPU, PP1V8_S0, PP2V5_S0, PPMCH_CORE_S0, PP1V05_S0, PP1V25_S0, PP3V3_S0, PP5V_S0, PP12V_S0, PP1V5_S0, "S3" RAILS, "S5" RAILS, FOR ICT.

Table of testpoints for NO TEST: TP_NB_NC<1>, TP_NB_NC<2>, TP_NB_NC<3>, TP_NB_NC<4>, TP_NB_NC<5>, TP_LAN_D2R<2>, TP_CLKLN_WLAN_DATA, TP_CK505_PGMODE, TP_PCI_AD_4, PCI_SERR_L.

LAYOUT NOTE: PLACE NEAR U2100

Table of testpoints for U2100: SB_CLK100M_SATA_P, SB_CLK100M_SATA_N, IDE_PDIO L, IDE_PDIO R, IDE_PDD<9>, PCIE_MINI_D2R_P, PCIE_MINI_D2R_N, PCIE_ENET_D2R_P, PCIE_ENET_D2R_N, PCIE_FW_D2R_P, PCIE_FW_D2R_N, DMI_N2S_P<0>, DMI_N2S_N<0>, SB_CLK100M_DMI_P, SB_CLK100M_DMI_N, PM_SYSRST L, PM_CLKRUN L, SB_CLK14P3M_TIMER, SB_CLK48M_USBCNTRL, PCI_CLK33M_SB, SB_RTC_RST L, SATA_A_D2R_P, SATA_A_D2R_N, LPC_AD<1>, USB_CAMERA_P, USB_CAMERA_N, USB_IR_P, USB_IR N, USB_BT_P, USB_BT N, SPI_SCLK R, SPI_SO, CLINK_NB_CLK, CLINK_NB_DATA.

Table of testpoints for U2100: SB_CLK100M_SATA_P, SB_CLK100M_SATA_N, IDE_PDIO L, IDE_PDIO R, IDE_PDD<9>, PCIE_MINI_D2R_P, PCIE_MINI_D2R_N, PCIE_ENET_D2R_P, PCIE_ENET_D2R_N, PCIE_FW_D2R_P, PCIE_FW_D2R_N, DMI_N2S_P<0>, DMI_N2S_N<0>, SB_CLK100M_DMI_P, SB_CLK100M_DMI_N, PM_SYSRST L, PM_CLKRUN L, SB_CLK14P3M_TIMER, SB_CLK48M_USBCNTRL, PCI_CLK33M_SB, SB_RTC_RST L, SATA_A_D2R_P, SATA_A_D2R_N, LPC_AD<1>, USB_CAMERA_P, USB_CAMERA_N, USB_IR_P, USB_IR N, USB_BT_P, USB_BT N, SPI_SCLK R, SPI_SO, CLINK_NB_CLK, CLINK_NB_DATA.


Table of testpoints for U2100: MEM_A_DQ<7>, MEM_A_DQ<14>, MEM_A_DQ<16>, MEM_A_DQ<25>, MEM_A_DQ<39>, MEM_A_DQ<47>, MEM_A_DQ<54>, MEM_A_DQ<59>, MEM_A_DQS_P<0>, MEM_A_DQS_N<0>, MEM_A_DQS_P<1>, MEM_A_DQS_N<1>, MEM_A_DQS_P<2>, MEM_A_DQS_N<2>, MEM_A_DQS_P<3>, MEM_A_DQS_N<3>, MEM_A_DQS_P<4>, MEM_A_DQS_N<4>, MEM_A_DQS_P<5>, MEM_A_DQS_N<5>, MEM_A_DQS_P<6>, MEM_A_DQS_N<6>, MEM_A_DQS_P<7>, MEM_A_DQS_N<7>, MEM_B_DQ<6>, MEM_B_DQ<8>, MEM_B_DQ<23>, MEM_B_DQ<25>, MEM_B_DQ<38>, MEM_B_DQ<44>, MEM_B_DQ<48>, MEM_B_DQ<62>, MEM_B_DQS_P<0>, MEM_B_DQS_N<0>, MEM_B_DQS_P<1>, MEM_B_DQS_N<1>, MEM_B_DQS_P<2>, MEM_B_DQS_N<2>, MEM_B_DQS_P<3>, MEM_B_DQS_N<3>, MEM_B_DQS_P<4>, MEM_B_DQS_N<4>, MEM_B_DQS_P<5>, MEM_B_DQS_N<5>, MEM_B_DQS_P<6>, MEM_B_DQS_N<6>, MEM_B_DQS_P<7>, MEM_B_DQS_N<7>, PEG_D2R_P<7>, PEG_D2R_N<7>, CLINK_NB_CLK, CLINK_NB_DATA.

Table of testpoints for U2100: =PP0V9_S3M_MEM_NBVRIFA, =PP0V9_S3M_MEM_NBVRIFB, MEM_A_DQ<7>, MEM_A_DQ<14>, MEM_A_DQ<16>, MEM_A_DQ<25>, MEM_A_DQ<39>, MEM_A_DQ<47>, MEM_A_DQ<54>, MEM_A_DQ<59>, MEM_A_DQS_P<0>, MEM_A_DQS_N<0>, MEM_A_DQS_P<1>, MEM_A_DQS_N<1>, MEM_A_DQS_P<2>, MEM_A_DQS_N<2>, MEM_A_DQS_P<3>, MEM_A_DQS_N<3>, MEM_A_DQS_P<4>, MEM_A_DQS_N<4>, MEM_A_DQS_P<5>, MEM_A_DQS_N<5>, MEM_A_DQS_P<6>, MEM_A_DQS_N<6>, MEM_A_DQS_P<7>, MEM_A_DQS_N<7>, MEM_B_DQ<6>, MEM_B_DQ<8>, MEM_B_DQ<23>, MEM_B_DQ<25>, MEM_B_DQ<38>, MEM_B_DQ<44>, MEM_B_DQ<48>, MEM_B_DQ<62>, MEM_B_DQS_P<0>, MEM_B_DQS_N<0>, MEM_B_DQS_P<1>, MEM_B_DQS_N<1>, MEM_B_DQS_P<2>, MEM_B_DQS_N<2>, MEM_B_DQS_P<3>, MEM_B_DQS_N<3>, MEM_B_DQS_P<4>, MEM_B_DQS_N<4>, MEM_B_DQS_P<5>, MEM_B_DQS_N<5>, MEM_B_DQS_P<6>, MEM_B_DQS_N<6>, MEM_B_DQS_P<7>, MEM_B_DQS_N<7>, PEG_D2R_P<7>, PEG_D2R_N<7>, CLINK_NB_CLK, CLINK_NB_DATA.

Table of testpoints for U2100: PM_SUS_STAT L, PM_SLP_S3 L, PM_S4_STATE L, ALL_SYS_PWRGD, CPU_PWRGD, ENET_CLK25M_XTALI, ENET_CLK25M_XTALO.

Table of testpoints for U2100: NB_CLK100M_PCIE_N, FSB_CLK_NB_N, TP_NB_CFG<13>, TP_NB_CFG<12>, TP_NB_CFG<18>, NB_CFG<19>, PCI_REQ1 L, PCI_REQ2 L, SB_CLK100M_DMI_N, TP_CK505_REP1, TP_CK505_PCIE1_CLK, TP_FW_TCK, TP_FW_TMS, TP_FW_TDI, TP_FW_TDO, FW_TRST L, TP_FW_SM, TP_FW_SE, TP_FW_NAND_TREE, TP_FW_CE, SPI_CS_L<0>, SPI_A_SO_R, TP_NB_RSVD<12>, TP_NB_RSVD<11>, TP_NB_RSVD<13>, TP_NB_RSVD<10>, NB_CFG<3>, NB_CFG<4>, NB_CFG<5>, NB_CFG<6>, NB_CFG<7>, TP_LVDS_BKLT_EN, ODD_RST_5VTOL L, SB_RTC_RST L, SB_CLK100M_DMI_P, FW_RESET L, SPI_SCLK.

Table of testpoints for U2100: MISC_GROUND_VIAS - NEEDED?, ZH500 HOLE-VIA, ZH510 HOLE-VIA, ZH520 HOLE-VIA, ZH501 HOLE-VIA, ZH511 HOLE-VIA, ZH521 HOLE-VIA, ZH502 HOLE-VIA, ZH512 HOLE-VIA, ZH522 HOLE-VIA, ZH503 HOLE-VIA, ZH513 HOLE-VIA, ZH523 HOLE-VIA, ZH504 HOLE-VIA, ZH514 HOLE-VIA, ZH524 HOLE-VIA, ZH505 HOLE-VIA, ZH515 HOLE-VIA, ZH525 HOLE-VIA, ZH506 HOLE-VIA, ZH516 HOLE-VIA, ZH526 HOLE-VIA, ZH507 HOLE-VIA, ZH517 HOLE-VIA, ZH527 HOLE-VIA, ZH508 HOLE-VIA, ZH518 HOLE-VIA, ZH528 HOLE-VIA, ZH509 HOLE-VIA, ZH519 HOLE-VIA, ZH529 HOLE-VIA.



Functional / ICT Test
SYNC_MASTER=JAMES SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3



2

1


GND RAILS



CHASSIS GND



NOTE:
 PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



Preliminary

GROUNDING ALIASES

SYNC_MASTER=MARK SYNC_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 9	OF 118

8

7

6


5

4

3

2

1




LAYOUT NOTE:
 COMP0,2 CONNECT WITH ZO=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH ZO=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB
 SYNC_MASTER=JAMES SYNC_DATE=11/09/06
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 10 OF 118		



(CPU CORE POWER)
 =PPV CORE S0 CPU 6 11 12 53
 44 A (SV Design Target)
 41 A (SV HFM)
 30.4 A (SV LFM)
 23 A (LV Design Target)

(CPU IO POWER 1.05V)
 =PP1V05 S0 CPU 6 10 12 13 50
 4500 mA (before VCC stable)
 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)
 =PP1V5 S0 CPU 6 12
 130 mA

VID0	AD6	CPU VID<0>	08U	12 100
VID1	AE5	CPU VID<1>	08U	12 100
VID2	AE5	CPU VID<2>	08U	12 100
VID3	AE4	CPU VID<3>	08U	12 100
VID4	AE3	CPU VID<4>	08U	12 100
VID5	AE1	CPU VID<5>	08U	12 100
VID6	AE2	CPU VID<6>	08U	12 100

VCCSENSE AF7 CPU VCCSENSE P
 VSSSENSE AE7 CPU VSSSENSE N

R1100
 100
 1%
 1/16W
 MF-LP
 2 402

R1101
 100
 1%
 1/16W
 MF-LP
 2 402

LAYOUT NOTE:
 PLACE R1100 AND R1101 WITHIN
 1 INCH OF CPU, NO STUBS

LAYOUT NOTE:
 CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
 ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING.

LAYOUT NOTE:
 PROVIDE A TEST POINT (WITH NO STUB)
 TO CONNECT A DIFFERENTIAL PROBE
 BETWEEN VCCSENSE AND VSSSENSE

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU Power & Ground
 SYNC_MASTER=JAMES SYNC_DATE=11/09/06


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	11	118	


CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE




LAYOUT NOTE:
PLACE ON BOTTOMSIDE

CPU VCORE VID CONNECTIONS


Resistors to allow for override of CPU VID
Will probably be removed before production



VCCA (CPU AVdd) DECOUPLING



VCCP (CPU I/O) DECOUPLING



CPU Decoupling & VID

SYNC_MASTER=MARK SYNC_DATE=10/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	12	118	

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.




Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)
 SYNC_MASTER=T9_MLB_NONE SYNC_DATE=11/06/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	13	118	



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHEET 14 OF 118	

LVDS Disable
Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.
If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.



TV-Out Signal Usage:
Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC
Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.
TV-Out Disable / CRT Enable
Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_CRT_DAC can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.


NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable
Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLL and VCCA_DPLL_B to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



NB PEG / Video Interfaces
SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	15 OF 118



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent Low = Only SDVO or PCIe x1 or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<8:0> used for debug access


NB_CFG<13:12> require ICT access


NB Misc Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=01/21/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-7228	REV.	34
SCALE	NONE	SHT	16	OF	118






NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHEET 17 OF 118	




NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.

Eliminate

NB Power 1
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHEET 18 OF 118	

Current numbers from Crestline EDS, doc #21749.



D
C
B
A

D
C
B
A

NB Power 2

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 19	OF 118

Current numbers from Crestline EDS, doc #21749.




Crestline Thermal Diode Pins
 Mainly for investigation. If not used,
 alias these nets directly to GND.

NB Grounds
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	20		118




NB Standard Decoupling

SYNC_MASTER=JAMES SYNC_DATE=11/03/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






SIZE	DRAWING NUMBER	REV.
D	051-7228	34
SCALE	SHT	OF
NONE	21	118



Current numbers from Crestline EDS, doc #21749.

NOTE: SANTA ROSA DESIGN GUIDE REV 1.5 P. 227-228 TABLE 95


NOTE: SANTA ROSA DESIGN GUIDE REV 1.5 P. 227-228 TABLE 95



NB Graphics Decoupling
 SYNC_MASTER=JAMES SYNC_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
SCALE NONE	SHT 22	OF 118	



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED Pds
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	23		118



Spares
(x2-capable,
pull HDA_SYNC
high for x2)



ExpressCard

FireWire


PCIe Mini Card
(AirPort)

Ethernet
Yukon-PCI
Nineveh-GLCI


TP PCIE A D2R N	F27	PERN1
TP PCIE A D2R P	F26	PERP1
TP PCIE A R2D C N	N29	PETN1
TP PCIE A R2D C P	N28	PETP1
TP PCIE B D2R N	M27	PERN2
TP PCIE B D2R P	M26	PERP2
TP PCIE B R2D C N	L29	PETN2
TP PCIE B R2D C P	L28	PETP2
TP PCIE EXCARD D2R N	K27	PERN3
TP PCIE EXCARD D2R P	K26	PERP3
TP PCIE EXCARD R2D C N	J29	PETN3
TP PCIE EXCARD R2D C P	J28	PETP3
TP PCIE FW D2R N	H27	PERN4
TP PCIE FW D2R P	H26	PERP4
TP PCIE FW R2D C N	G29	PETN4
TP PCIE FW R2D C P	G28	PETP4
PCIE MINI D2R N	F27	PERN5
PCIE MINI D2R P	F26	PERP5
PCIE MINI R2D C N	K29	PETN5
PCIE MINI R2D C P	K28	PETP5
PCIE ENET D2R N	D27	PERN6/GLAN_RXN
PCIE ENET D2R P	D26	PERP6/GLAN_RXP
PCIE ENET R2D C N	C29	PETN6/GLAN_TXN
PCIE ENET R2D C P	C28	PETP6/GLAN_TXP



NOTE: GNT[0-3]# have internal 20K pull-ups
enabled only when PCIRST# = 0 and PWROK = 1
If used, ensure GNT2# is not low when PWROK
rises, or PCIe ports 5 & 6 will be disabled.




R2415 pull-down on GNT0#
selects SPI ROM by default.



Provide a pull-down on this GPIO if not used.

SB PCI, PCIe, DMI, USB
SYNC_MASTER=T9_MLB_NOME SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



U2300 (4 OF 6)

Pin	Signal	U2300 Pin	U2300 Name
103 52	SMB_CLK	AJ26	SMBCLK
103 52	SMB_DATA	AD19	SMBDATA
103 52	TP_CLKLN WLAN RESET L	AG21	LINKALERT*
103 52	SMB_MR_CLK	AC17	SMLINK0
103 52	SMB_MR_DATA	AE19	SMLINK1
25	PM_RI L	AF17	RI*
51 50 49 7	PM_SUS_STAT L	EA	SUS_STAT*/LPCPD*
49 28 7	PM_SYSRST L	AD18	SYS_RESET*
16	PM_BMBUSY L	AG12	BMBUSY*/GPIO0
51 25 7	LINDACARD GPIO	AG22	SMBALERT*/GPIO11
		AE20	STP_PCI*/GPIO15
		AG18	STP_CPU*/GPIO25
		AH14	CLKRUN*/GPIO32
		AE12	WAKE*
		AE12	SERIRQ
		AC13	THRM*
28 7	VR_PWRGD_CLKEN	AJ20	VRMPWRGD
		AJ22	TP7
40 25	PCI_PME_FW L	AJ8	TACH1/GPIO1
		AJ9	TACH2/GPIO6
		AH9	TACH3/GPIO7
		AE16	GPIO8
25	LAN_PHYPC	AC19	GPIO12
28 25	EXTGPU_RST L	AG8	TACH0/GPIO17
		AH12	GPIO18
		AE11	GPIO20 IMP PD
		AG10	SCLOCK/GPIO22
		AH25	QRT_STATE0/GPIO27
		AD16	QRT_STATE1/GPIO28
30 29	SB_SATA_CLKREQ L	AG13	SATACLKREQ*/GPIO35
		AE9	SLOAD/GPIO38
		AE11	SDATAOUT0/GPIO39
		AD10	SDATAOUT1/GPIO48
		AD9	SPKR INT PD
16	NB_SB_SYNC L	AH13	MCH_SYNC*
		AJ21	TP3 INT PD

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_SOM, PP3V3_SOMWOL, PP1V8_S3M, PP1V25_SOM, PP1V05_SOM, PPOV9_S3M and PPOV9_SOM. If ME/AMT is not used, short CLPWROK to PWROK.

NOTE: DPRSLEPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION

PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=TP_MLB_NOME SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	25 OF 118



SB Decoupling

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHEET	OF	
NONE	27	118	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


RTC Power Sources




SB RTC Crystal



CPU VCORE FORCEPSI UNUSED




VRMPWRGD INVERTER



Platform Reset Connections


Unbuffered





UNUSED PCI BUS

PCI AD<0>	==	MAKE_BASE=TRUE	TP PCI AD 0
PCI AD<1>	==	MAKE_BASE=TRUE	TP PCI AD 1
PCI AD<2>	==	MAKE_BASE=TRUE	TP PCI AD 2
PCI AD<3>	==	MAKE_BASE=TRUE	TP PCI AD 3
PCI AD<4>	==	MAKE_BASE=TRUE	TP PCI AD 4
PCI AD<5>	==	MAKE_BASE=TRUE	TP PCI AD 5
PCI AD<6>	==	MAKE_BASE=TRUE	TP PCI AD 6
PCI AD<7>	==	MAKE_BASE=TRUE	TP PCI AD 7
PCI AD<8>	==	MAKE_BASE=TRUE	TP PCI AD 8
PCI AD<9>	==	MAKE_BASE=TRUE	TP PCI AD 9
PCI AD<10>	==	MAKE_BASE=TRUE	TP PCI AD 10
PCI AD<11>	==	MAKE_BASE=TRUE	TP PCI AD 11
PCI AD<12>	==	MAKE_BASE=TRUE	TP PCI AD 12
PCI AD<13>	==	MAKE_BASE=TRUE	TP PCI AD 13
PCI AD<14>	==	MAKE_BASE=TRUE	TP PCI AD 14
PCI AD<15>	==	MAKE_BASE=TRUE	TP PCI AD 15
PCI AD<16>	==	MAKE_BASE=TRUE	TP PCI AD 16
PCI AD<17>	==	MAKE_BASE=TRUE	TP PCI AD 17
PCI AD<18>	==	MAKE_BASE=TRUE	TP PCI AD 18
PCI AD<19>	==	MAKE_BASE=TRUE	TP PCI AD 19
PCI AD<20>	==	MAKE_BASE=TRUE	TP PCI AD 20
PCI AD<21>	==	MAKE_BASE=TRUE	TP PCI AD 21
PCI AD<22>	==	MAKE_BASE=TRUE	TP PCI AD 22
PCI AD<23>	==	MAKE_BASE=TRUE	TP PCI AD 23
PCI AD<24>	==	MAKE_BASE=TRUE	TP PCI AD 24
PCI AD<25>	==	MAKE_BASE=TRUE	TP PCI AD 25
PCI AD<26>	==	MAKE_BASE=TRUE	TP PCI AD 26
PCI AD<27>	==	MAKE_BASE=TRUE	TP PCI AD 27
PCI AD<28>	==	MAKE_BASE=TRUE	TP PCI AD 28
PCI AD<29>	==	MAKE_BASE=TRUE	TP PCI AD 29
PCI AD<30>	==	MAKE_BASE=TRUE	TP PCI AD 30
PCI AD<31>	==	MAKE_BASE=TRUE	TP PCI AD 31
PCI C BE L<0>	==	MAKE_BASE=TRUE	TP PCI C BE L 0
PCI C BE L<1>	==	MAKE_BASE=TRUE	TP PCI C BE L 1
PCI C BE L<2>	==	MAKE_BASE=TRUE	TP PCI C BE L 2
PCI C BE L<3>	==	MAKE_BASE=TRUE	TP PCI C BE L 3
PCI_RST L	==	MAKE_BASE=TRUE	TP PCI_RST L
PCI_PAR	==	MAKE_BASE=TRUE	TP PCI_PAR

RE-PURPOSED GPIOs




UNUSED GPIOs



SB Misc
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	28	118	



NEED TO CHECK CAP VALUE

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

(*) CLKREQ# internal pull-ups only on SLG8LP536/7, not CY28545-5.

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)
(For External Graphics)

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:
SYNCED FROM T9_MLB_NOME
ADDED 475-OHM RESISTOR TO NB_CLKREQ_L PER INTEL
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

Clock (CK505)

SYNC_MASTER=JAMES SYNC_DATE=11/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	29	118	

CLK Termination


(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

CK505 Configuration Straps

FCT_SEL (GFX clock select)




FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.




CLKREQ Controls

Silego SL8GLP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



Unused Clocks



Clock Termination

SYNC_MASTER=JAMES SYNC_DATE=10/18/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	30	118	



Page Notes

Power aliases required by this page:
- =PP1V8_S3_MEM
- =PP0V9_S3_MEM_VREF
- =PPSPD_S0_MEM (2.5V - 3.3V)




Signal aliases required by this page:
- =I2C_MEM_SCL
- =I2C_MEM_SDA

BOM options provided by this page:
(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A
SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	31	118	


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B
 SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	32	118	

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination

SYNC_MASTER=JAMES SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	33	118	



3.3V S3 CURRENT	D0-D2, D3HOT	D3COLD
MAX. CONT.	1100MA	250MA
MAX. PEAK	2750MA	2750MA
1.5V CURRENT	375MA	N/A
MAX. CONT.	500MA	N/A
MAX. PEAK		

NOTE: CURRENT DATA PER 5/16/2005 PCIE MINI CEM ECN

STANDOFF FOR J3400



- 25 CLINK WLAN CLK == TP CLINK WLAN CLK
MAKE_BASE=TRUE
- 25 CLINK WLAN DATA == TP CLINK WLAN DATA
MAKE_BASE=TRUE
- 25 CLINK WLAN RESET L == TP CLINK WLAN RESET L
MAKE_BASE=TRUE

PCI-E MiniCard Connector
 SYNC_MASTER=DOUG SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	34		118

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V9R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBL (See note by pin)


BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

Yukon EC	Yukon Ultra
No link: 171 mA	No link: 130 mA
10 Mbps: 179 mA	10 Mbps: 130 mA
100 Mbps: 203 mA	100 Mbps: 150 mA
1000 Mbps: 426 mA	1000 Mbps: 290 mA

Yukon EC	Yukon Ultra
No link: 4 mA	No link: 60 mA
10 Mbps: 4 mA	10 Mbps: 70 mA
100 Mbps: 4 mA	100 Mbps: 70 mA
1000 Mbps: 4 mA	1000 Mbps: 80 mA

Yukon EC (2.5V)	Yukon Ultra (1.8V)
No link: 82 mA	No link: 0 mA
10 Mbps: 108 mA	10 Mbps: 30 mA
100 Mbps: 126 mA	100 Mbps: 40 mA
1000 Mbps: 218 mA	1000 Mbps: 150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON_EC_PP2V5_ENET TO PP1V9R2V5_ENET_PHY_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=DOUG SYNC_DATE=11/08/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	118
NONE	37		

YUKON 1.9/2.5 RAIL SUPPLY




YUKON EC / YUKON ULTRA SUPPORT



PLACEMENT_NOTE=PLACE C3890 CLOSE TO U3700 PIN 51
 PLACEMENT_NOTE=PLACE C3891 CLOSE TO U3700 PIN 57

YUKON 1.2 RAIL SUPPLY




YUKON T9 ALIASES

- TP_YUKON_CTRL18 = ENET_CTRL19R25
- TP_YUKON_CTRL12 = ENET_CTRL12
- =ENET_VMAIN_AVLBL = PP3V3_S0_ENET

YUKON/ULTRA SUPPORT
 SYNC_MASTER=DOUG SYNC_DATE=(10/02/2006)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 38 OF 118		
NONE			



NOTE: N AND P SWAPPED FOR ROUTING!!!

NOTE: N AND P SWAPPED BACK FOR HUB COMPATABILITY!!!


GND_CHASSIS_ENET

NOTE: PLACE CLOSE TO CONNECTOR

ETHERNET CONNECTOR
 SYNC_MASTER=DOUG SYNC_DATE=11/06/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 39 OF 118		
NONE			

37 ENET_LED_ACT_L
MAKE_BASE=TRUE
 37 ENET_LED_LINK10_100_L
MAKE_BASE=TRUE
 37 ENET_LED_LINK1000_L
MAKE_BASE=TRUE
 37 ENET_LED_LINK_L
MAKE_BASE=TRUE



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)

LAYOUT NOTE: PLACE Y4000 WITHIN 1.27CM OF XO/XI PINS

FW: 1394B CONTROLLER
 SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 40 OF 118		
NONE			


D

C


B

A


FW643 1.0V GENERATION




1394 PHY DATA/STROBE OPTIONS



FW643 DECOUPLING



FW 3.3V FILTERING



FW PCIE ALIASES

TP_PCIE_FW_R2D_C_N	PCIE_FW_R2D_C_N	33
TP_PCIE_FW_R2D_C_P	PCIE_FW_R2D_C_P	33
PCIE_FW_D2R_N	TP_PCIE_FW_D2R_N	19
PCIE_FW_D2R_P	TP_PCIE_FW_D2R_P	19

FW: 1394B MISC

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	42 OF 118



Termination
Place close to FireWire PHY

3rd TPA/TPB pair unused

ESD Rail

[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300,FL4301	40REGINAL TOKO CHOKE

FIREWIRE CONNECTORS
SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	43 OF 118

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A

SATA Port A




SATA Activity LED



UNUSED SATA PORTS



ICH SATA Support



SATA Connectors

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	45		118

8

7

6

5


4

3

2

1

USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB_EXTD_N == TP USB_EXTD_N
 MAKE_BASE=TRUE
 SB HAS INTERNAL 15K PULL-DOWNS
 103 24 USB_EXTD_P == TP USB_EXTD_P
 MAKE_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		ALL	ORIGINAL TOKO CHOKE

EXTERNAL USB CONNECTORS


SYNC_MASTER=DOUG SYNC_DATE=12/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	46	118	

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


M13D (Bluetooth) Connector



CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



Internal USB Connections




SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	47		118

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC
 SYNC_MASTER=T9_MLB_NAME SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SMC Reset Button / Brownout Detect




SILK_PART=SMC RESET

POWER BUTTON

SILK_PART=PWR BTN


J5010

53398-0276




SILK_PART=SYS POWER

SMC Crystal Circuit



SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
35381381	35381278		ALL	Interim1 ISL60002-33


UNUSED TP/NC ALIASES

- 49 SMC_BATT_ISET == NC_SMC_BATT_ISET NO_TEST=TRUE
- 49 SMC_SYS_ISET == NC_SMC_SYS_ISET NO_TEST=TRUE
- 49 SMC_BATT_VSET == NC_SMC_BATT_VSET NO_TEST=TRUE
- 49 SMC_SYS_VSET == NC_SMC_SYS_VSET NO_TEST=TRUE
- 49 SMC_BATT_TRICKLE_EN_L == NC_SMC_BATT_TRICKLE_EN_L
- 49 SMC_BATT_CHG_EN == NC_SMC_BATT_CHG_EN
- 108 SMC_X_AXIS == NC_SMC_X_AXIS NO_TEST=TRUE
- 108 SMC_Y_AXIS == NC_SMC_Y_AXIS NO_TEST=TRUE
- 108 SMC_Z_AXIS == NC_SMC_Z_AXIS NO_TEST=TRUE
- 49 ALS_GAIN == NC_ALS_GAIN NO_TEST=TRUE
- 49 ALS_LEFT == TP_ALS_LEFT
- 49 SMC_P14 == TP_SMC_P14
- 49 SMC_P20 == TP_SMC_P20
- 49 SMC_P21 == TP_SMC_P21
- 49 SMC_P22 == TP_SMC_P22
- 49 SMC_P23 == TP_SMC_P23
- 49 SMC_P26 == TP_SMC_P26
- 49 SMC_P27 == TP_SMC_P27
- 49 SMC_P43 == TP_SMC_P43
- 49 SMC_P44 == TP_SMC_P44
- 49 SMC_P45 == TP_SMC_P45
- 49 SMC_P62 == TP_SMC_P62
- 49 SMC_P63 == TP_SMC_P63
- 49 SMC_P64 == TP_SMC_P64
- 49 SMC_P81 == TP_SMC_P81
- 49 SMC_PP0 == TP_SMC_PP0
- 49 SMC_PP1 == TP_SMC_PP1
- 49 SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- 49 SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- 49 SMC_PM_G2_EN == TP_SMC_PM_G2_EN
- 49 SMC_ADAPTER_EN == TP_SMC_ADAPTER_EN
- 49 SMC_SYS_KBDLED == TP_SMC_SYS_KBDLED
- 49 SMC_EXCARD_PWR_EN == TP_SMC_EXCARD_PWR_EN
- 49 SMC_RSTGATE_L == TP_SMC_RSTGATE_L
- 49 SMS_ONOFF_L == TP_SMS_ONOFF_L
- 49 SMC_P46 == TP_SMC_P46

UNUSED SENSORS

- 49 SMC_NB_1V8_ISENSE == NC_SMC_NB_1V8_ISENSE NO_TEST=TRUE
- 49 SMC_NB_CORE_ISENSE == NC_SMC_NB_CORE_ISENSE NO_TEST=TRUE
- 49 SMC_DCIN_ISENSE == UNUSED_SMC_SENSE
- 49 SMC_PBUS_VSENSE == UNUSED_SMC_SENSE
- 49 SMC_BATT_ISENSE == UNUSED_SMC_SENSE
- 49 SMC_NB_1V25_ISENSE == UNUSED_SMC_SENSE

SMC FSB to 3.3V Level Shifting



MISC. SIGNAL ALIASES

- 49 SMC_ANALOG_ID == ACDC_TEMP
- 49 SMC_SUS_CLK == SUS_CLK_SB
- 49 PM_LAN_PWRGD == ALL_SYS_PWRGD

SYSTEM (SLEEP) LED CIRCUITS


ILED = 20 MA
 IREF = 5 MA @ 12V
 VBASE = VMAX_LED = 4V * 2 = 8
 BETA APPROX 150
 VBESAT APPROX 0.75 V

$$R5051 = -(VBE2 - VDD + VBASE) / IREF$$

$$R5052 = (BETA * VBASE) / (ILED + IREF + IREF * BETA)$$

$$LN(ILED / IREF) = (VBE2 - VBESAT) / .026$$

$$R5050 = (BETA / (BETA + 1)) * ((VDD - VBASE - VBE2) / ILED)$$




SILK_PART=SIL

J5050

53398-0276

M-ST-SM



SMC Signal	Resistor	Value	Location	Notes
SMC_ONOFF_L	R5032	10K	54	1/16W MP-LF 402
SMC_LID	R5033	100K	54	1/16W MP-LF 402
SMC_PWE	R5034	10K	54	1/16W MP-LF 402
SMC_TX_L	R5035	10K	54	1/16W MP-LF 402
SMC_RX_L	R5036	100K	54	1/16W MP-LF 402
SYS_ONEWIRE	R5037	2.0K	54	1/16W MP-LF 402
SMC_BS_ALERT_L	R5038	100K	54	1/16W MP-LF 402
SMC_TMS	R5039	10K	54	1/16W MP-LF 402
SMC_TDO	R5040	10K	54	1/16W MP-LF 402
SMC_TDI	R5041	10K	54	1/16W MP-LF 402
SMC_TCK	R5042	10K	54	1/16W MP-LF 402
SMC_EXCARD_OC_L	R5043	10K	54	1/16W MP-LF 402
SMC_PF3	R5080	10K	54	1/16W MP-LF 402
SMC_PH4	R5082	10K	54	1/16W MP-LF 402
SMC_BC_ACLK	R5047	10K	54	1/16W MP-LF 402
SMC_ODD_DETECT	R5087	10K	54	1/16W MP-LF 402
SMC_PA0	R5096	10K	54	1/16W MP-LF 402
SMC_PA1	R5090	10K	54	1/16W MP-LF 402
SMC_PB0	R5091	10K	54	1/16W MP-LF 402
SMC_SMS_INT	SMC_SMS_INT	R5092	54	1/16W MP-LF 402
SMC_P67	R5093	10K	54	1/16W MP-LF 402
SMC_PG0	R5094	10K	54	1/16W MP-LF 402
UNUSED_SMC_SENSE	R5086	10K	54	1/16W MP-LF 402
SMC_CASE_OPEN	R5046	10K	54	1/16W MP-LF 402
SMC_EXCARD_CP	R5048	10K	54	1/16W MP-LF 402
PM_SUS_STAT_L	R5083	100K	54	1/16W MP-LF 402
PM_SLP_S5_L	R5084	100K	54	1/16W MP-LF 402
ISENSE_CAL_EN	R5088	100K	54	1/16W MP-LF 402

CURRENT MIRROR SUPPORTS UP TO 2 LEDS @ 12V
 BOOST CIRCUIT UP TO 3 LEDS ON LGP


SMC Support

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	50	118	



LPC+ Debug Connector

SYNC_MASTER=T9_MLB_NAME SYNC_DATE=05/07/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	51	118	


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




UNUSED SMC "BATTERY A" SMBUS CONNECTIONS




SMC "B" SMBus Connections



UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS




UNUSED ICH8-M ME SMBUS CONNECTIONS




SMBUS CONNECTIONS	
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	REV.
NONE	52	118	


CPU Voltage Sense / Filter




MXM PWRSRC VOLTAGE SENSE
(SCALING 12V INPUT VOLTAGE TO SMC)



CPU SUPPLY POWER SENSE FILTER




MXM PWRSRC (GPU CORE & MEM) CURRENT SENSE



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



M78 SET FOR APPROX 3V AT 5A ON PWRSRC
MXM-HE CAN GO TO 16A, BUT M78
CARDS TARGET MAX 55W AT 12V

SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOB OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD


Current & Voltage Sensing
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7228	34
SCALE	SHT	OF
NONE	53	118

D


AMBIENT TEMP SENSOR




LCD TEMP SENSOR



CPU T-Diode Thermal Sensor



UNUSED NB THERMAL SENSORS





C

REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)

PLACE ALL CAPS NEAR U5500

PLACE DISK SENSOR CONNS BOTTOM SIDE




PLACE ALL SHORTS AS CLOSE TO U5500 AS POSSIBLE
ROUTE DIODE SIGNALS AS DIFF PAIRS

A

Thermal Sensors
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	55 OF 118




FAN 0

FAN 1

HD AND OD FAN
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	56	118	



Preliminary

CPU FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		57	118

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ANALOG ALS & IR



Preliminary

ALS Support

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	58		118

8

7

6


5

4

3

2

1



SPI BootROM

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 61 OF 118		
NONE			

8

7

6

5

4



3

2

1



D

D




C

C



B

B



A

A

8

7

6

5

4

3

2

1

POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	69	118	



PGOOD Comparators

PWROK Sequencing


1.05V/MCH_CORE S0 RUN/SS CONTROL

1.25V S0 RUN/SS CONTROL

1.5V S0 RUN/SS CONTROL

PGOOD and Power Sequencing
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 70 OF 118		
NONE			



These caps are for Q7100

These caps are for Q7102

LAYOUT NOTE:
Place R7126 in hot spot of reg circuit.

LAYOUT NOTE:
PLACE R7108 CLOSE TO RBIAS PIN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0333	1	RES,MTL FILM,1/16W,15.8K,1.0402,SM,LF	R7116		HIGH_TDP
114S0327	1	RES,MTL FILM,1/16W,13.7K,1.0402,SM,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:
 - 35W TDP: 55A CONTINUOUS CURRENT
 SET R7116 TO 13.7K; OC TRIP POINT OF 65.2A
 - 55W TDP: 64A CONTINUOUS CURRENT
 SET R7116 TO 15.8K; OC TRIP POINT OF 75.2A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	71	118	

- 71 IMVP6_OCSET MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 72 IMVP6_VSUM MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 73 IMVP6_VO MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 74 IMVP6_DROOP MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 75 IMVP6_DFB MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 76 IMVP6_SOFT MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 77 IMVP6_RBIAS MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 78 IMVP6_VDIFF MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 79 IMVP6_FB MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 70 IMVP6_COMP MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 71 IMVP6_VW MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 72 IMVP6_FCCM MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM

- 71 IMVP6_PWM1 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.23 MM
- 108 IMVP6_PHASE1 MIN_LINE_WIDTH=1.5 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_BOOT1 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 71 IMVP6_UGATE1 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_LGATE1 MIN_LINE_WIDTH=0.5 MM MIN_NECK_WIDTH=0.25 MM
- 72 IMVP6_ISEN1 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.23 MM
- 71 IMVP6_FET_RC1 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_VSUM1 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_VO1 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_BOOT1_RC MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM

- 71 IMVP6_PWM2 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.23 MM
- 108 IMVP6_PHASE2 MIN_LINE_WIDTH=1.5 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_BOOT2 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.20 MM
- 71 IMVP6_UGATE2 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_LGATE2 MIN_LINE_WIDTH=0.5 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_ISEN2 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.23 MM
- 71 IMVP6_FET_RC2 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_VSUM2 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_VO2 MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM
- 71 IMVP6_BOOT2_RC MIN_LINE_WIDTH=0.25 MM MIN_NECK_WIDTH=0.25 MM

IMVP6 CPU VCORE REGULATOR



72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	414
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	420
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	428
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	432
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	436
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	440
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	444
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	448

IMVP6 3RD PHASE

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	72	118	


1.5V S0 & 1.05V S0 RAILS



1.5V S0
M72/78
POWER BUDGET
PEAK=2.77A
AVE=2.45A

1.05V S0
M72/M78
POWER BUDGET
PEAK=3.43A
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	73	118	

1.25V S0 & MCH CORE RAILS



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES.MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES.MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	74	118	

1.8V S3 / MEM VTT RAILS




DDR2 Vtt Regulator



1.8V S3 / 0.9V S0 SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	118
NONE	75		

5V S5 & 3.3V S3 RAILS




3.3V S3
M72/M78
POWER BUDGET
PEAK=6.06A
AVE=3.06A

5V S5
M72/M78
POWER BUDGET
M72 PEAK=12.0A
M72 AVE=6.83A
M78 PEAK=8.91A
M78 AVE=5.33A

5V S5 / 3.3V S3 SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	76	118	



D
C
B
A


State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	77		118

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 78 OF 118		
NONE			

Page Notes

Power aliases required by this page:
 - =PP12V_S0_MXM
 - =PP5V_S0_MXM
 - =PP1V8_S0_MXM

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

Note: PCI-E Lanes are reversed to untangle routes
 Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



(FOR ROUTING BASE ON M72/M78
 (POLARITY REVERSED FOR LANES 4,7,14)

(FOR ROUTING BASE ON M72/M78
 (POLARITY REVERSED FOR LANES 0-2)

MXM PCI-E & PWR
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	84	118	

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM

Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK



BOM options provided by this page:
 24_INCH_LCD

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



REMOVE THESE RESISTORS IN PROTO 2 IF THIS PIN CONFIRMED TO BE USED FOR MXM_SPDIF IN

24_INCH_LCD
 R8503
 54 1/16W MF-LP 402
 INV EN BL OR PANEL ID

MXM I/O
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	85 OF 118

Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_24INCH
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 20_INCH_LCD, 24_INCH_LCD



LCD (LVDS) INTERFACE

INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	RES,100K,5%,0402	R9099		24_INCH_LCD
116S0004	1	RES,0,5%,0402	R9099		20_INCH_LCD



INTERNAL DISPLAY CONNS

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	90	118	



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPST HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

Analog Video Support
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	91 OF 118



MLB: AUDIO CONNECTOR
 SYNC_MASTER=DEREK SYNC_DATE=4/23/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	98	118	

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_NAME	NET_TYPE
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<41>	7 10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<40..32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<59>	7 10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<58..48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..7>	10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<5..3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..28>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<26..17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_FERR_0	CPU_55S	CPU_FERR	CPU FERR L	10
CPU_FERR_1	CPU_55S	CPU_FERR	CPU FERR L	10 23
CPU_PROCHOT_1	CPU_55S	CPU_2T01	CPU PROCHOT L	10 50
CPU_FWRGD	CPU_55S	CPU_2T01	CPU FWRGD	7 10 13 23
CPU_INTR	CPU_55S	CPU_2T01	CPU INTR	7 10 23
CPU_NMI	CPU_55S	CPU_2T01	CPU NMI	7 10 23
CPU_A20M_L	CPU_55S	CPU_2T01	CPU A20M L	7 10 23
CPU_DPSLP_L	CPU_55S	CPU_2T01	CPU DPSLP L	10 23
CPU_IGNNE_L	CPU_55S	CPU_2T01	CPU IGNNE L	7 10 23
CPU_INIT_L	CPU_55S	CPU_2T01	CPU INIT L	7 10 23 51
CPU_SMI_L	CPU_55S	CPU_2T01	CPU SMI L	7 10 23
CPU_STPCLK_L	CPU_55S	CPU_2T01	CPU STPCLK L	7 10 23
PM_THRNTrip_L	CPU_55S	CPU_2T01	PM THRNTrip L	10 16 23 50
FSB_CPUSLP_L	CPU_55S	CPU_2T01	FSB CPUSLP L	10 14
PM_DPRSLEPVR	CPU_55S	CPU_2T01	PM DPRSLEPVR	16 25 71
IMVP_DPRSLEPVR	CPU_55S	CPU_2T01	IMVP DPRSLEPVR	71
CPU_BSEL<0>	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
NB_BSEL<0>	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 30
CPU_BSEL<1>	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
NB_BSEL<1>	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL<2>	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
NB_BSEL<2>	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
CPU_DDRSTP_L	CPU_55S	CPU_2T01	CPU DDRSTP L	10 16 23 71
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP<3>	CPU_55S	CPU_COMP	CPU_COMP<3>	10
CPU_COMP<2>	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
CPU_COMP<1>	CPU_55S	CPU_COMP	CPU_COMP<1>	10
CPU_COMP<0>	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L<4..0>	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L<5>	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB	XDP CLK_P	13 30 105
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB	XDP CLK_N	13 30 105
(FSB_CPURST_L)	CPU_55S	CPU_ITP	ITP CPURST L	
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU VID<6..0>	11 12
IMVP6_VID<6..0>	CPU_55S	CPU_2T01	IMVP6 VID<6..0>	12 71
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 71
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 71
IMVP6_VSEN_P	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	71
IMVP6_VSEN_N	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	71

CPU/FSB Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: 051-7228

SHT: 100 OF 118

REV: 34

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

TVDAC
DG Says 30 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	ROW
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_R2D P<15..0>	84
	PCIE_100D	PCIE	PEG_R2D N<15..0>	84
	PCIE_100D	PCIE	PEG_R2D C P<15..0>	15 84
	PCIE_100D	PCIE	PEG_R2D C N<15..0>	15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R N<15..8>	15 84
PEG_D2R_EP	PCIE_100D	PCIE	PEG_D2R P<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R N<7>	7 15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<6..0>	15 84
	PCIE_100D	PCIE	PEG_D2R N<6..0>	15 84
DMI_N2S	DMI_100D	DMI	DMI_N2S P<3..1>	16 24
DMI_N2S_EP	DMI_100D	DMI	DMI_N2S P<0>	7 16 24
	DMI_100D	DMI	DMI_N2S N<3..0>	7 16 24
DMI_S2N	DMI_100D	DMI	DMI_S2N P<3..1>	16 24
DMI_S2N_EP	DMI_100D	DMI	DMI_S2N P<0>	7 16 24
	DMI_100D	DMI	DMI_S2N N<3..0>	7 16 24

Preliminary

NB Constraints		
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHEET 101 OF 118	

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0_6MM
MEM_CMD	*	*	SPACING_0_15MM
MEM_CTRL	*	*	SPACING_0_6MM
MEM_DATA	*	*	SPACING_0_6MM
MEM_DQS	*	*	SPACING_0_6MM
MEM_CLK	MEM_CMD	*	SPACING_0_4MM
MEM_CLK	MEM_DATA	*	SPACING_0_4MM
MEM_CLK	MEM_DQS	*	SPACING_0_4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0_2MM
MEM_CTRL	MEM_CMD	*	SPACING_0_3MM
MEM_CTRL	MEM_DATA	*	SPACING_0_3MM
MEM_CTRL	MEM_DQS	*	SPACING_0_3MM
MEM_CMD	MEM_CMD	*	SPACING_0_15MM
MEM_CMD	MEM_DATA	*	SPACING_0_3MM
MEM_CMD	MEM_DQS	*	SPACING_0_3MM
MEM_DATA	MEM_DATA	*	SPACING_0_3MM
MEM_DATA	MEM_DQS	*	SPACING_0_3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<1..0>	16 31
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<1..0>	16 31
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16 31 33
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<1..0>	16 31 33
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<6..0>	17 31
MEM_A_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM A DQ<7>	7 17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<13..8>	17 31
MEM_A_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM A DQ<14>	7 17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15>	17 31
MEM_A_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM A DQ<16>	7 17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..17>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<24>	17 31
MEM_A_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM A DQ<25>	7 17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..26>	17 31
MEM_A_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM A DQ<38..32>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39>	7 17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<46..40>	17 31
MEM_A_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM A DQ<47>	7 17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<53..48>	17 31
MEM_A_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM A DQ<54>	7 17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<58..56>	17 31
MEM_A_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM A DQ<59>	7 17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..60>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	7 17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	7 17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	7 17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	7 17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	7 17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	7 17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	7 17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	7 17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	7 17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	7 17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	7 17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	7 17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	7 17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	7 17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	7 17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	7 17 31

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<4..3>	16 32
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<4..3>	16 32
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16 32 33
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<3..2>	16 32 33
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<5..0>	17 32
MEM_B_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<6>	7 17 32
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7>	17 32
MEM_B_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DQ<8>	7 17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..9>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<22..16>	17 32
MEM_B_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DQ<23>	7 17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<24>	17 32
MEM_B_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DQ<25>	7 17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..26>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<37..32>	17 32
MEM_B_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM B DQ<38>	7 17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<43..40>	17 32
MEM_B_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM B DQ<44>	7 17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..45>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<48>	17 32
MEM_B_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<55..49>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<61..56>	17 32
MEM_B_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM B DQ<62>	7 17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	7 17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	7 17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	7 17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	7 17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	7 17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	7 17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	7 17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	7 17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	7 17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	7 17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	7 17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	7 17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	7 17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	7 17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	7 17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	7 17 32

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Pre

Memory Constraints
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 SIZE D DRAWING NUMBER 051-7228 REV. 34
 SCALE NONE SHEET 102 OF 118

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10>	23 44
IDE_FDD_SP	IDE_55S	IDE	IDE_FDD<9>	7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0>	23 44
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW R	7 23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK R	23 44
IDE_PDDREQ	IDE_55S	IDE	IDE_PDDREQ	23 44
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 44
IDE_RST_1	IDE_55S	IDE	ODD_RST_5VTOL L	24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_N	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_P	45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_N	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_N	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_P	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_N	45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_N	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_N	23 45
SATA_BIAS	SATA_55S	SATA	SATA_BIAS	45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 98
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 98
HDA_SYNC	HDA_55S	HDA	HDA_SYNC R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST L	23 98
HDA_RST_L	HDA_55S	HDA	HDA_RST R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 98
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN CODEC	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A N	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED N	24 46
USB_MINI	USB_90D	USB	USB_MINI P	24 34
USB_MINI	USB_90D	USB	USB_MINI N	24 34
USB_EXTD	USB_90D	USB	USB_EXTD P	24 46
USB_EXTD	USB_90D	USB	USB_EXTD N	24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P	7 24 47
USB_CAMERA	USB_90D	USB	USB_CAMERA N	7 24 47
USB_BT	USB_90D	USB	USB_BT P	7 24 47
USB_BT	USB_90D	USB	USB_BT N	7 24 47
USB_TPAD	USB_90D	USB	USB_TPAD P	24 47
USB_TPAD	USB_90D	USB	USB_TPAD N	24 47
USB_IR	USB_90D	USB	USB_IR P	7 24 47
USB_IR	USB_90D	USB	USB_IR N	7 24 47
USB_EXTB	USB_90D	USB	USB_EXTB P	24 46
USB_EXTB	USB_90D	USB	USB_EXTB N	24 46
USB_EXCARD	USB_90D	USB	USB_EXCARD P	24 47
USB_EXCARD	USB_90D	USB	USB_EXCARD N	24 47
USB_EXTC	USB_90D	USB	USB_EXTC P	24 46
USB_EXTC	USB_90D	USB	USB_EXTC N	24 46
USB_RBIAS	USB_60S	USB	USB_RBIAS	24
SMB_SB_CLK	SMB_55S	SMB	SMB_CLK	25 52
SMB_SB_DATA	SMB_55S	SMB	SMB_DATA	25 52
SMB_SB_ME_CLK	SMB_55S	SMB	SMB_ME_CLK	25 52
SMB_SB_ME_DATA	SMB_55S	SMB	SMB_ME_DATA	25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R	24 61
SPI_SCLK	SPI_55S	SPI	SPI_SCLK	7 61
SPI_A_SCLK	SPI_55S	SPI	SPI_A_SCLK R	24 61
SPI_B_SCLK	SPI_55S	SPI	SPI_B_SCLK R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI	61
SPI_A_SI	SPI_55S	SPI	SPI_A_SI R	61
SPI_B_SI	SPI_55S	SPI	SPI_B_SI R	61
SPI_SO	SPI_55S	SPI	SPI_SO	7 24 61
SPI_A_SO	SPI_55S	SPI	SPI_A_SO R	7 61
SPI_B_SO	SPI_55S	SPI	SPI_B_SO	7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0>	24 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE L<0>	7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE R L<1>	24 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE L<1>	7 61

SB Constraints (1 of 2)

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7228 REV. 34

SCALE NONE SHEET 103 OF 118

8

7

6

5

4

3

2

1

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 52
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 52

Preliminary

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
TMDS_DATA	TMDS_100P	TMDS	TMDS DATA P<3..0>	85 94
TMDS_100N	TMDS		TMDS DATA N<3..0>	85 94
TMDS_CLK	TMDS_100P	TMDS	TMDS CLK P	85 94
TMDS_100N	TMDS		TMDS CLK N	85 94
TMDS_100P	TMDS		TMDS CONN DP<3..0>	94
TMDS_100N	TMDS		TMDS CONN DN<3..0>	94
TMDS_100P	TMDS		TMDS CONN CLKP	94
TMDS_100N	TMDS		TMDS CONN CLKN	94
(USB_EXT_A)	USB_80P	USB	USB PORT0 P	46
(USB_EXT_B)	USB_80P	USB	USB PORT0 N	46
(USB_EXT_C)	USB_80P	USB	USB PORT1 P	46
(USB_EXT_D)	USB_80P	USB	USB PORT1 N	46
(USB_EXT_E)	USB_80P	USB	USB PORT2 P	46
(USB_EXT_F)	USB_80P	USB	USB PORT2 N	46
(USB_EXT_G)	USB_80P	USB	USB C MIXED P	46
(USB_EXT_H)	USB_80P	USB	USB C MIXED N	46
(USB_CAMERA)	USB_80P	USB	USB CAMERA L P	47
(USB_CAMERA)	USB_80P	USB	USB CAMERA L N	47
(USB_IR)	USB_80P	USB	USB IR L P	47 58
(USB_IR)	USB_80P	USB	USB IR L N	47 58
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK P	85 90
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK N	85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA P<3..0>	85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA N<3..0>	85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK P	85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK N	85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA P<3..0>	85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA N<3..0>	85 90
PCIE_100P	PCIE		PCIE FW R2D N	7 40
PCIE_100P	PCIE		PCIE FW R2D P	7 40
PCIE_100P	PCIE		PCIE FW D2R C N	40
PCIE_100P	PCIE		PCIE FW D2R C P	40
PCIE_100P	PCIE		PCIE ENET R2D P	7 37
PCIE_100P	PCIE		PCIE ENET R2D N	7 37
PCIE_100P	PCIE		PCIE ENET D2R C P	37
PCIE_100P	PCIE		PCIE ENET D2R C N	37
PCIE_100P	PCIE		PCIE MINI R2D N	14
PCIE_100P	PCIE		PCIE MINI R2D P	14
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<0>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<0>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<1>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<1>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<2>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<2>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<3>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<3>	39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<0>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<0>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<1>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<1>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<2>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<2>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<3>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<3>	
CRT_50S	CRT		GPU_TV_COMP	85 91
CRT_50S	CRT		GPU_TV_C	85 91
CRT_50S	CRT		GPU_TV_Y	85 91
CRT_50S	CRT		GPU_RED	85 91
CRT_50S	CRT		GPU_GRN	85 91
CRT_50S	CRT		GPU_BLU	85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_H2SYNC	85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_V2SYNC	85 91
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_HSYNC	91 94
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_VSYNC	91 94
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_HSYNC	
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_VSYNC	
CRT_50S	CRT		VIDEO_MUX_RED	91
CRT_50S	CRT		VIDEO_MUX_GRN	91
CRT_50S	CRT		VIDEO_MUX_BLU	91
CRT_55S	CRT		VGA_RED	91 94
CRT_55S	CRT		VGA_GRN	91 94
CRT_55S	CRT		VGA_BLU	91 94
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N	55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IMVP6	SWITCHNODE		IMVP6 PHASE1	71
IMVP6	SWITCHNODE		IMVP6 PHASE2	71
IMVP6	SWITCHNODE		IMVP6 PHASE3	72
IMVP6	SWITCHNODE		1V05REG_SWITCHNODE	73
IMVP6	SWITCHNODE		1V55REG_SWITCHNODE	73
IMVP6	SWITCHNODE		MCH_CORES0_SWITCHNODE	74
IMVP6	SWITCHNODE		1V25REG_SWITCHNODE	74
IMVP6	SWITCHNODE		1V8S3_PHASE	75
IMVP6	SWITCHNODE		5V55_SW	76
IMVP6	SWITCHNODE		3V3S3_SW	76
IMVP6	SWITCHNODE		P3V3S5_SW	77
IMVP6	SWITCHNODE		P2V5S0_SW	77
SMS	SMS		SMS X AXIS	48
SMS	SMS		SMS Y AXIS	48
SMS	SMS		SMS Z AXIS	48

M72/M78 SPECIFIC CONSTRAINTS

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	108 OF 118

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA_P1MM	BGA_P1MM
STANDARD	*	=DEFAULT	?	MEM_CLK	*	BGA_P1MM	BGA_P2MM
BGA_P1MM	*	=DEFAULT	?	CLK_FSB	*	BGA_P1MM	BGA_P2MM
BGA_P2MM	*	=DEFAULT	?	CLK_PCIE	*	BGA_P1MM	BGA_P2MM
BGA_P3MM	*	=DEFAULT	?	CLK_MRD	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM
SPACING_0.15MM	*	0.15 MM	?				
SPACING_0.18MM	*	0.18 MM	?				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM
SPACING_0.2MM	*	0.2 MM	?				
SPACING_0.25MM	*	0.25 MM	?				
SPACING_0.3MM	*	0.3 MM	?				
SPACING_0.4MM	*	0.4 MM	?				
SPACING_0.5MM	*	0.5 MM	?				
SPACING_0.6MM	*	0.6 MM	?				
SWITCHNODE	*	0.6 MM	1000				
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000				

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM
SPACING_0.5MM	*	0.5 MM	?				
SPACING_0.6MM	*	0.6 MM	?				

M72/M78 RULE DEFINITIONS
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	109	118	

8			7			6			5			4			3			2			1																																																																																																																																																																																																																																																																																																					
CK505_LVDS_P	CK505_LVDS_P - @m72_1ib.M72	2983 30C5 105D3	DM1_S2N_P<0>	DM1_S2N_P<0> - @m72_1ib.M72	7C7 16B3 24D2 101C3	FSB_D1NV_L<1>	FSB_D1NV_L<1> - @m72_1ib.M72	7D7 7D8 10B4 14B3 100C3	FW_PORT0_TPB_N	FW_PORT0_TPB_N - @m72_1ib.M72	43C5 43C6 106D3	FW_PORT0_TPB_P	FW_PORT0_TPB_P - @m72_1ib.M72	43C5 43C6 106D3	FW_PORT0_VP	FW_PORT0_VP - @m72_1ib.M72	43D3	FW_PORT0_VP_FL_N	FW_PORT0_VP_FL_N - @m72_1ib.M72	43D5	FW_PORT1_TPA_FL_P	FW_PORT1_TPA_FL_P - @m72_1ib.M72	43B2 106D3	FW_PORT1_TPA_P	FW_PORT1_TPA_P - @m72_1ib.M72	43C6 43C8	FW_PORT1_TPB_N	FW_PORT1_TPB_N - @m72_1ib.M72	43B2 106D3	FW_PORT1_TPB_P	FW_PORT1_TPB_P - @m72_1ib.M72	43B2 106D3	FW_PORTS_VP	FW_PORTS_VP - @m72_1ib.M72	43B5	FW_PORTS_VP_R	FW_PORTS_VP_R - @m72_1ib.M72	40C7 43D6	FW_PU_RST_L	FW_PU_RST_L - @m72_1ib.M72	40B6	FW_R0	FW_R0 - @m72_1ib.M72	40B6	FW_RESET_L	FW_RESET_L - @m72_1ib.M72	7B3 7D6 28C1 40B3	FW_REXT	FW_REXT - @m72_1ib.M72	40B6	FW_SCL	FW_SCL - @m72_1ib.M72	40B3	FW_TPCFS	FW_TPCFS - @m72_1ib.M72	56A 56C4	FW_TRST_L	FW_TRST_L - @m72_1ib.M72	7C3 40C3	FW_VAUX_DETECT	FW_VAUX_DETECT - @m72_1ib.M72	40C3	FW_XI	FW_XI - @m72_1ib.M72	40B6	FW_XO	FW_XO - @m72_1ib.M72	40B6	FW_XO_R	FW_XO_R - @m72_1ib.M72	40B7	GATE_L2V_S3	GATE_L2V_S3 - @m72_1ib.M72	78D2	GATE_L2V_S3_R	GATE_L2V_S3_R - @m72_1ib.M72	78D3	GPX_VID<1>	GPX_VID<1> - @m72_1ib.M72	16B3 22B8	GPX_VID<2>	GPX_VID<2> - @m72_1ib.M72	16B3 22B8	GPX_VID<3>	GPX_VID<3> - @m72_1ib.M72	16B3 22B8	GPX_VID<4>	GPX_VID<4> - @m72_1ib.M72	16B3 22B8	GLAN_COMP	GLAN_COMP - @m72_1ib.M72	23C6 104B3	GND_IMVP6_SGND	GND_IMVP6_SGND - @m72_1ib.M72	71B6	GND_P1V5REG_SGND	GND_P1V5REG_SGND - @m72_1ib.M72	73B7	GND_P1V8REG_SGND	GND_P1V8REG_SGND - @m72_1ib.M72	75C5 75D6	GND_P1V25REG_SGND	GND_P1V25REG_SGND - @m72_1ib.M72	74B7	GND_PP5VREG_SGND	GND_PP5VREG_SGND - @m72_1ib.M72	76A7	GND_SMC_AVSS	GND_SMC_AVSS - @m72_1ib.M72	49B2 50B7 53B2 53C6 53D2	GPU_BLC	GPU_BLC - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_BUF_HSVCN	GPU_BUF_HSVCN - @m72_1ib.M72	10B8A3	GPU_BUF_VSYCN	GPU_BUF_VSYCN - @m72_1ib.M72	10B8A3	GPU_DDC_A_CLK	GPU_DDC_A_CLK - @m72_1ib.M72	85C7 94D1	GPU_DDC_A_DATA	GPU_DDC_A_DATA - @m72_1ib.M72	85C7 94C1	GPU_DDC_C_CLK	GPU_DDC_C_CLK - @m72_1ib.M72	85A4 85C1 90A8	GPU_DDC_C_DATA	GPU_DDC_C_DATA - @m72_1ib.M72	85A4 85D1 90A6	GPU_DGIGN	GPU_DGIGN - @m72_1ib.M72	85A4 90B8	GPU_ENABLE_BL	GPU_ENABLE_BL - @m72_1ib.M72	85A5	GPU_OEM	GPU_OEM - @m72_1ib.M72	91B8 10B8B3	GPU_HSVCN	GPU_HSVCN - @m72_1ib.M72	85C7 91A4 10B8B3	GPU_HPD	GPU_HPD - @m72_1ib.M72	85A7 94C1	GPU_HSK_THRMD_N	GPU_HSK_THRMD_N - @m72_1ib.M72	55A5 55A6 10B8A3	GPU_HSK_THRMD_P	GPU_HSK_THRMD_P - @m72_1ib.M72	55A5 55B5 10B8A3	GPU_HSVCN_BUF	GPU_HSVCN_BUF - @m72_1ib.M72	91A3	GPU_PRESENT	GPU_PRESENT - @m72_1ib.M72	6A8 28C1	GPU_PRESENT_DRAIN	GPU_PRESENT_DRAIN - @m72_1ib.M72	25A5 25C5 28C2	GPU_PRESENT_R	GPU_PRESENT_R - @m72_1ib.M72	6B7	GPU_REB	GPU_REB - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_TV_C	GPU_TV_C - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_TV_COMP	GPU_TV_COMP - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_TV_Y	GPU_TV_Y - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_V2SYCN	GPU_V2SYCN - @m72_1ib.M72	85C7 91B4 10B8A3	GPU_VARY_BL	GPU_VARY_BL - @m72_1ib.M72	85A4 90B3	GPU_VSYCN_BUF	GPU_VSYCN_BUF - @m72_1ib.M72	91B3	HDA_BIT_CLK	HDA_BIT_CLK - @m72_1ib.M72	23C8 98C6 103C3	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @m72_1ib.M72	23C6 103C3	HDA_DOCK_RM_L	HDA_DOCK_RM_L - @m72_1ib.M72	23B6	HDA_RST	HDA_RST - @m72_1ib.M72	23C8 98C6 103C3	HDA_RST_L	HDA_RST_L - @m72_1ib.M72	23C6 103C3	HDA_SDI0	HDA_SDI0 - @m72_1ib.M72	23C8 98C6 103B3	HDA_SDI0_CODEC	HDA_SDI0_CODEC - @m72_1ib.M72	103B3	HDA_SDOUT	HDA_SDOUT - @m72_1ib.M72	23B8 98C6 103B3	HDA_SDOUT_R	HDA_SDOUT_R - @m72_1ib.M72	23B6 103B3	HDA_SYNC	HDA_SYNC - @m72_1ib.M72	23C8 98C6 103C3	HDA_SYNC_R	HDA_SYNC_R - @m72_1ib.M72	23C6 103C3	HDD_THRMD_N	HDD_THRMD_N - @m72_1ib.M72	55A5 55B7 10B8A3	HDD_THRMD_P	HDD_THRMD_P - @m72_1ib.M72	55A4 55B7 10B8A3	IDR_CSEL	IDR_CSEL - @m72_1ib.M72	44B5	IDR_DASP_L	IDR_DASP_L - @m72_1ib.M72	44B5	IDR_DASP_L_DS	IDR_DASP_L_DS - @m72_1ib.M72	44B6	IDR_I0CS16_PU	IDR_I0CS16_PU - @m72_1ib.M72	44C4	IDR_IRQ14	IDR_IRQ14 - @m72_1ib.M72	23B4 44C6 103D3	IDR_PDA<0>	IDR_PDA<0> - @m72_1ib.M72	23B4 44B5	IDR_PDA<2>	IDR_PDA<2> - @m72_1ib.M72	103D3	IDR_PDA<3>	IDR_PDA<3> - @m72_1ib.M72	23B4 44B5	IDR_PDA<4>	IDR_PDA<4> - @m72_1ib.M72	23B4 44B5	IDR_PDA<5>	IDR_PDA<5> - @m72_1ib.M72	23B4 44B5	IDR_PDCS1_L	IDR_PDCS1_L - @m72_1ib.M72	23B4 44B5 103D3	IDR_PDCS3_L	IDR_PDCS3_L - @m72_1ib.M72	23B4 44B4 103D3	IDR_PDD<0>	IDR_PDD<0> - @m72_1ib.M72	23C4 44C5	IDR_PDD<8>	IDR_PDD<8> - @m72_1ib.M72	103D3	IDR_PDD<10>	IDR_PDD<10> - @m72_1ib.M72	23C4 44C5	IDR_PDD<15>	IDR_PDD<15> - @m72_1ib.M72	103D3	IDR_PDD<11>	IDR_PDD<11> - @m72_1ib.M72	23B4 44C4	IDR_PDD<12>	IDR_PDD<12> - @m72_1ib.M72	23B4 44C4	IDR_PDD<13>	IDR_PDD<13> - @m72_1ib.M72	23B4 44C4	IDR_PDD<14>	IDR_PDD<14> - @m72_1ib.M72	23B4 44C4	IDR_PDD<15>	IDR_PDD<15> - @m72_1ib.M72	23B4 44C5	IDR_PDDACK_L	IDR_PDDACK_L - @m72_1ib.M72	23B4 44C4 103D3	IDR_PDDREQ	IDR_PDDREQ - @m72_1ib.M72	23A4 44B6 103D3	IDR_PDIORDY	IDR_PDIORDY - @m72_1ib.M72	7B8 23A4 44C4 103D3	IDR_PDIOR_L	IDR_PDIOR_L - @m72_1ib.M72	7C8 23B4 44C4 103D3	IDR_PDIOW_L	IDR_PDIOW_L - @m72_1ib.M72	23B4 44C5 103D3	IMVP6_BOOT1	IMVP6_BOOT1 - @m72_1ib.M72	71A6 71D4	IMVP6_BOOT1_RC	IMVP6_BOOT1_RC - @m72_1ib.M72	71A6 71D4	IMVP6_BOOT2	IMVP6_BOOT2 - @m72_1ib.M72	71A4 71C4	IMVP6_BOOT2_RC	IMVP6_BOOT2_RC - @m72_1ib.M72	71A4 71C4

D

C

B

A

D

C

B

A

8			7			6			5			4			3			2			1		
Title: Cref Part Report Design: m72 Date: May 7 16:03:19 2007			C2191 CAP_402 m72[21B3] C2192 CAP_402 m72[21B3] C2195 CAP_603 m72[21A4] C2196 CAP_805 m72[21A3] C2197 CAP_402 m72[21A3] C2200 CAP_402 m72[22B2]			C2201 FILTER_3P_A_NFM18 m72[22B2] C2213 CAP_603 m72[22B2] C2500 CAP_402 m72[25C2] C2501 CAP_402 m72[25B2] C2600 CAP_402 m72[26A3] C2601 CAP_402 m72[26A3] C2700 CAP_P_SM-CASE-C1 m72[27C7] C2701 CAP_402 m72[27A6] C2702 CAP_402 m72[27B1] C2703 CAP_402 m72[27C8] C2704 CAP_402 m72[27D8] C2705 CAP_402 m72[27C7] C2706 CAP_805 m72[27C7] C2707 CAP_603 m72[27C7] C2708 CAP_603 m72[27A6] C2711 CAP_402 m72[27D1] C2712 CAP_402 m72[27C1] C2714 CAP_402 m72[27D1] C2715 CAP_402 m72[27C1] C2717 CAP_402 m72[27A6] C2718 CAP_402 m72[27B1] C2719 CAP_402 m72[27D3] C2721 CAP_402 m72[27B3] C2722 CAP_402 m72[27B1] C2723 CAP_402 m72[27B1] C2724 CAP_603 m72[27B1] C2725 CAP_402 m72[27D3] C2726 CAP_402 m72[27C3] C2727 CAP_402 m72[27C3] C2728 CAP_402 m72[27C3] C2729 CAP_402 m72[27D5] C2730 CAP_402 m72[27D5] C2731 CAP_402 m72[27D5] C2732 CAP_603 m72[27B7] C2733 CAP_603 m72[27C5] C2734 CAP_402 m72[27D5] C2735 CAP_603 m72[27A6] C2736 CAP_603 m72[27B7] C2737 CAP_402 m72[27C3] C2738 CAP_402 m72[27C3] C2739 CAP_402 m72[27C1] C2741 CAP_402 m72[27B3] C2805 CAP_402 m72[28D5] C2808 CAP_402 m72[28C6] C2809 CAP_402 m72[28C6] C2810 CAP_402 m72[28D6] C2811 CAP_402 m72[28A7] C2900 CAP_402 m72[29D7] C2901 CAP_603 m72[29D6] C2902 CAP_402 m72[29D6] C2903 CAP_402 m72[29D6] C2904 CAP_402 m72[29D5] C2905 CAP_402 m72[29D5] C2906 CAP_402 m72[29D5] C2907 CAP_603 m72[29C5] C2908 CAP_402 m72[29C5] C2909 CAP_402 m72[29D4] C2910 CAP_603 m72[29D3] C2911 CAP_402 m72[29D2] C2912 CAP_402 m72[29D4] C2913 CAP_402 m72[29D3] C2914 CAP_603 m72[29D3] C2915 CAP_402 m72[29C4] C2916 CAP_603 m72[29C3] C2989 CAP_402 m72[29C6] C2990 CAP_402 m72[29C6] C3100 CAP_603 m72[31B2] C3101 CAP_603 m72[31B2] C3110 CAP_402 m72[31B2] C3111 CAP_402 m72[31B2] C3112 CAP_402 m72[31B1] C3113 CAP_402 m72[31B1] C3114 CAP_402 m72[31B2] C3115 CAP_402 m72[31B2] C3116 CAP_402 m72[31B1] C3117 CAP_402 m72[31B1] C3118 CAP_402 m72[31B2] C3119 CAP_402 m72[31B2] C3120 CAP_402 m72[21B6] C3121 CAP_805 m72[21C7] C3122 CAP_402 m72[21C7] C3123 CAP_402 m72[21C7] C3124 CAP_402 m72[21C6] C3125 CAP_402 m72[21C6] C3126 CAP_402 m72[21C6] C3140 CAP_603 m72[31A7] C3141 CAP_402 m72[31A6] C3200 CAP_603 m72[32B2] C3201 CAP_603 m72[32B2] C3210 CAP_402 m72[32B2] C3211 CAP_402 m72[32B2] C3212 CAP_402 m72[32B1] C3213 CAP_402 m72[32B1] C3214 CAP_402 m72[32B2] C3215 CAP_402 m72[32B2] C3216 CAP_402 m72[32B1] C3217 CAP_402 m72[32B1] C3218 CAP_402 m72[32B2] C3219 CAP_402 m72[32B2] C3220 CAP_402 m72[32B1] C3221 CAP_402 m72[32B1] C3222 CAP_402 m72[32A1] C3223 CAP_402 m72[32A1] C3230 CAP_603 m72[32D6] C3231 CAP_402 m72[32D6] C3240 CAP_603 m72[32A6] C3241 CAP_402 m72[32A6] C3300 CAP_402 m72[33D4] C3302 CAP_402 m72[33D4] C3305 CAP_402 m72[33D4] C3307 CAP_402 m72[33D4] C3310 CAP_402 m72[33C4] C3312 CAP_402 m72[33C4] C3330 CAP_402 m72[33C4] C3332 CAP_402 m72[33C4] C3334 CAP_402 m72[33C4] C3336 CAP_402 m72[33C4] C3338 CAP_402 m72[33C4] C3340 CAP_402 m72[33C4]			C3342 CAP_402 m72[33B4] C3344 CAP_402 m72[33B4] C3346 CAP_402 m72[33B4] C3348 CAP_402 m72[33B4] C3350 CAP_402 m72[33B4] C3352 CAP_402 m72[33B4] C3354 CAP_402 m72[33B4] C3356 CAP_402 m72[33B4] C3358 CAP_402 m72[33A4] C3360 CAP_402 m72[33A4] C3362 CAP_402 m72[33A4] C3364 CAP_402 m72[33A4] C3366 CAP_402 m72[33A4] C3368 CAP_402 m72[33A4] C3370 CAP_402 m72[33A4] C3400 CAP_402 m72[34C3] C3401 CAP_603 m72[34C3] C3410 CAP_402 m72[34C3] C3420 CAP_402 m72[34C3] C3421 CAP_603 m72[34C3] C3430 CAP_402 m72[34B7] C3431 CAP_402 m72[34B7] C3700 CAP_603 m72[37D6] C3701 CAP_402 m72[37D6] C3702 CAP_402 m72[37D5] C3703 CAP_402 m72[37D5] C3704 CAP_402 m72[37D5] C3705 CAP_402 m72[37D4] C3706 CAP_402 m72[37D4] C3707 CAP_402 m72[37D4] C3708 CAP_402 m72[37D3] C3710 CAP_603 m72[37D6] C3711 CAP_402 m72[37D6] C3712 CAP_402 m72[37D5] C3713 CAP_402 m72[37D5] C3714 CAP_402 m72[37D5] C3715 CAP_402 m72[37D4] C3720 CAP_603 m72[37C5] C3721 CAP_402 m72[37C5] C3722 CAP_402 m72[37C4] C3723 CAP_402 m72[37C4] C3724 CAP_402 m72[37C4] C3730 CAP_402 m72[37C7] C3731 CAP_402 m72[37C7] C3735 CAP_402 m72[37C5] C3736 CAP_402 m72[37C5] C3740 CAP_402 m72[37B7] C3742 CAP_402 m72[37B6] C3744 CAP_402 m72[37B6] C3746 CAP_402 m72[37B5] C3750 CAP_402 m72[37B5] C3751 CAP_402 m72[37B5] C3780 CAP_402 m72[37B2] C3800 CAP_805-1 m72[38C8] C3801 CAP_402 m72[38C7] C3802 CAP_805-1 m72[38C7] C3803 CAP_603 m72[38C7] C3804 CAP_402 m72[38C6] C3805 CAP_603 m72[38C5] C3806 CAP_402 m72[38C5] C3807 CAP_805-1 m72[38C5] C3810 CAP_805-1 m72[38B6] C3811 CAP_402 m72[38B6] C3812 CAP_805-1 m72[38B6] C3813 CAP_603 m72[38B5] C3814 CAP_402 m72[38B5] C3815 CAP_603 m72[38A4] C3816 CAP_402 m72[38A4] C3817 CAP_805-1 m72[38A4] C3890 CAP_402 m72[38C2] C3891 CAP_402 m72[38C2] C3900 CAP_402 m72[39D7] C3901 CAP_402 m72[39D6] C3910 CAP_1809 m72[39A3] C4000 CAP_402 m72[40B7] C4001 CAP_402 m72[40B7] C4010 CAP_402 m72[40C2] C4011 CAP_402 m72[40C2] C4020 CAP_402 m72[40C3] C4021 CAP_402 m72[40C3] C4022 CAP_402 m72[40C3] C4090 CAP_402 m72[40B6] C4200 CAP_402-LF m72[42C7] C4201 CAP_402-LF m72[42C7] C4210 CAP_402 m72[42C6] C4211 CAP_402 m72[42C5] C4212 CAP_805-1 m72[42C5] C4213 CAP_805-1 m72[42C5] C4230 CAP_402 m72[42A5] C4231 CAP_402 m72[42A5] C4240 CAP_402 m72[42A7] C4241 CAP_402 m72[42A7] C4242 CAP_402 m72[42A7] C4250 CAP_402 m72[42B7] C4251 CAP_402 m72[42B7] C4252 CAP_402 m72[42B7] C4253 CAP_402 m72[42B6] C4254 CAP_402 m72[42B6] C4260 CAP_402 m72[42B7] C4261 CAP_402 m72[42B7] C4262 CAP_402 m72[42B7] C4263 CAP_402 m72[42B6] C4264 CAP_402 m72[42B6] C4265 CAP_402 m72[42B6] C4266 CAP_402 m72[42B6] C4280 CAP_402 m72[42A6] C4281 CAP_402 m72[42A6] C4290 CAP_402 m72[42B5] C4291 CAP_402 m72[42B5] C4300 CAP_603-1 m72[43D3] C4301 CAP_603-1 m72[43B3] C4310 CAP_402 m72[43D4] C4311 CAP_402 m72[43D4] C4312 CAP_402 m72[43C4] C4313 CAP_402 m72[43C4] C4320 CAP_402 m72[43B5] C4321 CAP_402 m72[43B5] C4322 CAP_402 m72[43A5] C4323 CAP_402 m72[43A5] C4332 CAP_402 m72[43C2] C4333 CAP_603-1 m72[43C2] C4350 CAP_402 m72[43C7] C4354 CAP_402 m72[43B7] C4360 CAP_402 m72[43D7] C4364 CAP_402 m72[43B7]			C4404 CAP_402 m72[44B6] C4405 CAP_402 m72[44B4] C4406 CAP_805 m72[44B4] C4510 CAP_402 m72[45D6] C4511 CAP_402 m72[45D6] C4515 CAP_402 m72[45C6] C4516 CAP_402 m72[45C6] C4600 CAP_P_CASE-D2-LF m72[46C8] C4601 CAP_402 m72[46C8] C4602 CAP_402 m72[46C7] C4603 CAP_402 m72[46C7] C4604 CAP_402 m72[46D8] C4605 CAP_402 m72[46D7] C4613 CAP_402 m72[46D2] C4623 CAP_402 m72[46C5] C4633 CAP_402 m72[46A5] C4650 CAP_402 m72[46D5] C4700 CAP_805-1 m72[47D7] C4701 CAP_402 m72[47D6] C4720 CAP_805-1 m72[47D3] C4721 CAP_402 m72[47D3] C4902 CAP_805 m72[49D4] C4903 CAP_402 m72[49D4] C4904 CAP_402 m72[49D3] C4905 CAP_402 m72[49D3] C4906 CAP_402 m72[49D3] C4907 CAP_402 m72[49D2] C4920 CAP_402 m72[49C5] C5000 CAP_402 m72[50D7] C5001 CAP_402 m72[50D7] C5010 CAP_402 m72[50C6] C5020 CAP_402 m72[50C7] C5021 CAP_402 m72[50C7] C5050 CAP_402 m72[50B6] C5051 CAP_402 m72[50A4] C5052 CAP_603 m72[50A4] C5124 CAP_402 m72[51B2] C5066 CAP_603 m72[50B7] C5067 CAP_402 m72[50B7] C5309 CAP_402 m72[53D6] C5358 CAP_402 m72[53C2] C5359 CAP_402 m72[53D3] C5370 CAP_402 m72[53C7] C5500 CAP_402 m72[55C7] C5501 CAP_402 m72[55B4] C5502 CAP_805-1 m72[55B4] C5503 CAP_402 m72[55A7] C5510 CAP_402 m72[55A7] C5511 CAP_402 m72[55A6] C5550 CAP_402 m72[55B7] C5551 CAP_402 m72[55B6] C5570 CAP_402 m72[55D3] C5580 CAP_402 m72[55C4] C5601 CAP_805 m72[56D5] C5602 CAP_P_6_3X5_5SM1 m72[56C4] C5603 CAP_805 m72[56B5] C5605 CAP_P_6_3X5_5SM1 m72[56B5] C5660 CAP_402 m72[56C5] C5701 CAP_805 m72[57C5] C5702 CAP_P_6_3X5_5SM1 m72[57C3] C5880 CAP_402 m72[58C5] C5881 CAP_402 m72[58D5] C6100 CAP_402 m72[61C4] C7000 CAP_402 m72[70C6] C7001 CAP_402 m72[70C6] C7002 CAP_402 m72[70C6] C7003 CAP_402 m72[70C6] C7010 CAP_603 m72[70D6] C7052 CAP_402 m72[70D2] C7056 CAP_402 m72[70D1] C7060 CAP_402 m72[70A5] C7061 CAP_402 m72[70B5] C7062 CAP_402 m72[70B5] C7090 CAP_402 m72[70A3] C7100 CAP_402 m72[71C4] C7101 CAP_1206-1 m72[71B1] C7102 CAP_402 m72[71B4] C7103 CAP_402 m72[71C2] C7104 CAP_402 m72[71B2] C7105 CAP_402 m72[71C8] C7106 CAP_402 m72[71B8] C7107 CAP_402 m72[71B7] C7108 CAP_1206-1 m72[71D1] C7109 CAP_P_TH m72[71D5] C7110 CAP_402 m72[71C7] C7111 CAP_402 m72[71B3] C7112 CAP_402 m72[71C2] C7113 CAP_402 m72[71B7] C7114 CAP_402 m72[71B8] C7115 CAP_603 m72[71D4] C7116 CAP_402 m72[71B4] C7121 CAP_402 m72[71A5] C7126 CAP_603-1 m72[71D6] C7127 CAP_603 m72[71C4] C7128 CAP_402 m72[71B4] C7129 CAP_402 m72[71B5] C7130 CAP_402 m72[71D6] C7131 CAP_402 m72[71B5] C7132 CAP_402 m72[71A5] C7133 CAP_402 m72[71A5] C7134 CAP_402 m72[71B5] C7135 CAP_603 m72[71D4] C7136 CAP_603 m72[71C4] C7150 CAP_1206-1 m72[71D4] C7152 CAP_1206-1 m72[71D4] C7154 CAP_P_TH m72[71D2] C7155 CAP_1206-1 m72[71D1] C7156 CAP_1206-1 m72[71D4] C7190 CAP_402 m72[71C3] C7192 CAP_402 m72[71B3] C7196 CAP_402 m72[71D6] C7200 CAP_402 m72[72C4] C7201 CAP_1206-1 m72[72D2] C7203 CAP_402 m72[72C2] C7208 CAP_1206-1 m72[72D2] C7212 CAP_402 m72[72C3] C7215 CAP_603 m72[72C5] C7235 CAP_603 m72[72D6] C7254 CAP_P_TH m72[72D2] C7255 CAP_1206-1 m72[72D2] C7290 CAP_402 m72[72C4] C7300 CAP_P_CASE-D2-SM m72[73C8] C7301 CAP_805 m72[73C8] C7302 CAP_402 m72[73B7]			C800 CAP_402 m72[6D7] C621 CAP_603 m72[6D6] C622 CAP_805 m72[6D7] C623 CAP_805 m72[6D7] C624 CAP_1210 m72[6D8] C625 CAP_P_6_3X5.5-SM m72[6D8] C1000 CAP_402 m72[10B5] C1200 CAP_805 m72[12D7] C1201 CAP_805 m72[12D6] C1202 CAP_805 m72[12D6] C1203 CAP_805 m72[12D6] C1204 CAP_805 m72[12D6] C1205 CAP_805 m72[12D5] C1206 CAP_805 m72[12D5] C1207 CAP_805 m72[12D5] C1208 CAP_805 m72[12D4] C1209 CAP_805 m72[12D4] C1210 CAP_805 m72[12C7] C1211 CAP_805 m72[12C6] C1212 CAP_805 m72[12C6] C1213 CAP_805 m72[12C6] C1214 CAP_805 m72[12C6] C1215 CAP_805 m72[12C5] C1216 CAP_805 m72[12C5] C1217 CAP_805 m72[12C5] C1218 CAP_805 m72[12C4] C1219 CAP_805 m72[12C4] C1220 CAP_805 m72[12C7] C1221 CAP_805 m72[12C6] C1222 CAP_805 m72[12C6] C1223 CAP_805 m72[12C6] C1224 CAP_805 m72[12C6] C1225 CAP_805 m72[12C5] C1226 CAP_805 m72[12B7] C1227 CAP_805 m72[12B6] C1228 CAP_805 m72[12B6] C1229 CAP_805 m72[12B6] C1230 CAP_805 m72[12B6] C1231 CAP_805 m72[12B5] C1235 CAP_P_6_3X8-SM m72[12A3] C1236 CAP_402 m72[12A2] C1237 CAP_402 m72[12A2] C1238 CAP_402 m72[12A2] C1239 CAP_402 m72[12A2] C1240 CAP_402 m72[12A1] C1241 CAP_402 m72[12A1] C1250 CAP_P_CASE-D2-SM1 m72[12B7] C1251 CAP_P_CASE-D2-SM1 m72[12B6] C1252 CAP_P_CASE-D2-SM1 m72[12B5] C1253 CAP_P_CASE-D2-SM1 m72[12B5] C1254 CAP_P_CASE-D2-SM1 m72[12B6] C1255 CAP_P_CASE-D2-SM1 m72[12B5] C1280 CAP_603 m72[12B3] C1281 CAP_402 m72[12B2] C1300 CAP_402 m72[13B5] C1301 CAP_402 m72[13B4] C1410 CAP_402 m72[14A6] C1425 CAP_402 m72[14A7] C1615 CAP_402 m72[16C3] C1616 CAP_402 m72[16C3] C1622 CAP_603 m72[16C1] C1623 CAP_402 m72[16C1] C1624 CAP_603 m72[16C1] C1625 CAP_402 m72[16C1] C1640 CAP_402 m72[16A3] C1801 CAP_402 m72[18A4] C1802 CAP_402 m72[18A4] C1803 CAP_402 m72[18A4] C1804 CAP_402 m72[18A4] C1805 CAP_402 m72[18A5] C1806 CAP_402 m72[18A5] C1807 CAP_402 m72[18A5] C1911 CAP_402 m72[19A3] C1912 CAP_402 m72[19A3] C1913 CAP_402 m72[19A3] C2100 CAP_P_6_3X8-SM m72[21D7] C2101 CAP_805 m72[21D7] C2102 CAP_402 m72[21D7] C2103 CAP_402 m72[21D6] C2104 CAP_402 m72[21D6] C2110 CAP_805 m72[21C7] C2111 CAP_402 m72[21C7] C2112 CAP_402 m72[21C7] C2113 CAP_402 m72[21C6] C2114 CAP_402 m72[21C6] C2115 CAP_402 m72[21C6] C2120 CAP_P_6_3X8-SM m72[21C7] C2121 CAP_603 m72[21C7] C2122 CAP_603 m72[21C7] C2123 CAP_603 m72[21C6] C2124 CAP_402 m72[21C6] C2130 CAP_P_6_3X8-SM m72[21C7] C2131 CAP_805 m72[21C7] C2132 CAP_805 m72[21C7] C2135 CAP_402 m72[21C7] C2140 CAP_P_6_3X8-SM m72[21B7] C2141 CAP_805 m72[21B7] C2142 CAP_805 m72[21B6] C2143 CAP_603 m72[21B6] C2144 CAP_402-1 m72[21B6] C2145 CAP_805 m72[21B6] C2146 CAP_603 m72[21B6] C2148 CAP_402 m72[21B6] C2150 CAP_805 m72[21A7] C2151 CAP_402-1 m72[21A6] C2160 CAP_402 m72[21A7] C2161 CAP_402 m72[21A7] C2165 CAP_402 m72[21A7] C2170 CAP_603 m72[21D4] C2171 CAP_402-1 m72[21D4] C2173 CAP_P_SM-CASE-C1 m72[21C4] C2174 CAP_603 m72[21C4] C2177 CAP_603 m72[21C4] C2180 CAP_402 m72[21D2] C2181 CAP_805 m72[21D2] C2182 CAP_402 m72[21D2] C2183 CAP_805 m72[21C3] C2184 CAP_402 m72[21C2] C2190 CAP_603 m72[21B4]			C4404 CAP_402 m72[44B6] C4405 CAP_402 m72[44B4] C4406 CAP_805 m72[44B4] C4510 CAP_402 m72[45D6] C4511 CAP_402 m72[45D6] C4515 CAP_402 m72[45C6] C4516 CAP_402 m72[45C6] C4600 CAP_P_CASE-D2-LF m72[46C8] C4601 CAP_402 m72[46C8] C4602 CAP_402 m72[46C7] C4603 CAP_402 m72[46C7] C4604 CAP_402 m72[46D8] C4605 CAP_402 m72[46D7] C4613 CAP_402 m72[46D2] C4623 CAP_402 m72[46C5] C4633 CAP_402 m72[46A5] C4650 CAP_402 m72[46D5] C4700 CAP_805-1 m72[47D7] C4701 CAP_402 m72[47D6] C4720 CAP_805-1 m72[47D3] C4721 CAP_402 m72[47D3] C4902 CAP_805 m72[49D4] C4903 CAP_402 m72[49D4] C4904 CAP_402 m72[49D3] C4905 CAP_402 m72[49D3] C4906 CAP_402 m72[49D3] C4907 CAP_402 m72[49D2] C4920 CAP_402 m72[49C5] C5000 CAP_402 m72[50D7] C5001 CAP_402 m72[50D7] C5010 CAP_402 m72[50C6] C5020 CAP_402 m72[50C7] C5021 CAP_402 m72[50C7] C5050 CAP_402 m72[50B6] C5051 CAP_402 m72[50A4] C5052 CAP_603 m72[50A4] C5124 CAP_402 m72[51B2] C5066 CAP_603 m72[50B7] C5067 CAP_402 m72[50B7] C5309 CAP_402 m72[53D6] C5358 CAP_402 m72[53C2] C5359 CAP_402 m72[53D3] C5370 CAP_402 m72[53C7] C5500 CAP_402 m72[55C7] C5501 CAP_402 m72[55B4] C5502 CAP_805-1 m72[55B4] C5503 CAP_402 m72[55A7] C5510 CAP_402 m72[55A7] C5511 CAP_402 m72[55A6] C5550 CAP_402 m72[55B7] C5551 CAP_402 m72[55B6] C5570 CAP_402 m72[55D3] C5580 CAP_402 m72[55C4] C5601 CAP_805 m72[56D5] C5602 CAP_P_6_3X5_5SM1 m72[56C4] C5603 CAP_805 m72[56B5] C5605 CAP_P_6_3X5_5SM1 m72[56B5] C5660 CAP_402 m72[56C5] C5701 CAP_805 m72[57C5] C5702 CAP_P_6_3X5_5SM1 m72[57C3] C5880 CAP_402 m72[58C5] C5881 CAP_402 m72[58D5] C6100 CAP_402 m72[61C4] C7000 CAP_402 m72[70C6] C7001 CAP_402 m72[70C6] C7002 CAP_402 m72[70C6] C7003 CAP_402 m72[70C6] C7010 CAP_603 m72[70D6] C7052 CAP_402 m72[70D2] C7056 CAP_402 m72[70D1] C7060 CAP_402 m72[70A5] C7061 CAP_402 m72[70B5] C7062 CAP_402 m72[70B5] C7090 CAP_402 m72[70A3] C7100 CAP_402 m72[71C4] C7101 CAP_1206-1 m72[71B1] C7102 CAP_402 m72[71B4] C7103 CAP_402 m72[71C2] C7104 CAP_402 m72[

	8	7	6	5	4	3	2	1
D	C7303 CAP_P_CASE-D2-SM m72[73C7]	C7304 CAP_805 m72[73C8]	C7310 CAP_603 m72[73C7]	C7324 CAP_402 m72[73B7]	C7330 CAP_603-1 m72[73D6]	C7331 CAP_603 m72[73C6]	C7332 CAP_402 m72[73B5]	C7335 CAP_402 m72[73B6]
C	C7340 CAP_P_TH m72[73D7]	C7341 CAP_1206-1 m72[73D7]	C7342 CAP_1206-1 m72[73D6]	C7345 CAP_402 m72[73B3]	C7360 CAP_603 m72[73D2]	C7361 CAP_603 m72[73C2]	C7364 CAP_402 m72[73B2]	C7370 CAP_402 m72[73B2]
B	C7372 CAP_402 m72[73B4]	C7381 CAP_1206-1 m72[73D2]	C7382 CAP_1206-1 m72[73D2]	C7390 CAP_P_CASE-D2-SM m72[73C1]	C7391 CAP_P_CASE-D2-SM m72[73C2]	C7392 CAP_805 m72[73C1]	C7393 CAP_805 m72[73C1]	C7400 CAP_P_CASE-D2-SM m72[74C8]
A	C7401 CAP_805 m72[74C8]	C7402 CAP_402 m72[74B7]	C7403 CAP_P_CASE-D2-SM m72[74C7]	C7404 CAP_805 m72[74C8]	C7410 CAP_603 m72[74C7]	C7424 CAP_402 m72[74B7]	C7430 CAP_603-1 m72[74D6]	C7431 CAP_603 m72[74C6]
	C7432 CAP_402 m72[74B5]	C7435 CAP_402 m72[74B6]	C7440 CAP_P_TH m72[74D7]	C7441 CAP_1206-1 m72[74D7]	C7442 CAP_1206-1 m72[74D6]	C7445 CAP_402 m72[74B3]	C7460 CAP_603-1 m72[74D2]	C7461 CAP_603 m72[74C2]
	C7464 CAP_402 m72[74B2]	C7470 CAP_402 m72[74B2]	C7472 CAP_402 m72[74B4]	C7480 CAP_P_TH m72[74D3]	C7481 CAP_1206-1 m72[74D2]	C7482 CAP_1206-1 m72[74D2]	C7490 CAP_P_TH m72[74C1]	C7491 CAP_P_TH m72[74C1]
	C7492 CAP_805 m72[74C1]	C7493 CAP_805 m72[74C1]	C7500 CAP_603 m72[75D5]	C7501 CAP_603 m72[75D6]	C7502 CAP_603 m72[75D6]	C7503 CAP_402 m72[75C2]	C7506 CAP_402 m72[75C8]	C7507 CAP_402 m72[75C6]
	C7508 CAP_603 m72[75C7]	C7509 CAP_402 m72[75D4]	C7510 CAP_402 m72[75C5]	C7530 CAP_P_TH m72[75D5]	C7531 CAP_603 m72[75D4]	C7532 CAP_P_TH m72[75D5]	C7533 CAP_1206-1 m72[75D5]	C7534 CAP_1206-1 m72[75D4]
	C7540 CAP_805 m72[75C3]	C7541 CAP_805 m72[75C3]	C7542 CAP_P_CASE-D2-SM m72[75C2]	C7543 CAP_P_CASE-D2-SM m72[75C2]	C7544 CAP_P_CASE-D2-SM m72[75C2]	C7550 CAP_402 m72[75B4]	C7551 CAP_805-1 m72[75A6]	C7552 CAP_805-1 m72[75A4]
	C7553 CAP_402 m72[75A6]	C7555 CAP_P_CASE-C3 m72[75A4]	C7559 CAP_603 m72[75B5]	C7568 CAP_402 m72[75B8]	C7564 CAP_402 m72[75C3]	C7585 CAP_402 m72[75B3]	C7586 CAP_402 m72[75B2]	C7587 CAP_402 m72[75B2]
	C7588 CAP_402 m72[75B2]	C7589 CAP_402 m72[75B1]	C7590 CAP_402 m72[75B3]	C7591 CAP_402 m72[75B2]	C7592 CAP_402 m72[75B2]	C7593 CAP_402 m72[75B2]	C7594 CAP_402 m72[75B1]	C7595 CAP_402 m72[75B3]
	C7596 CAP_402 m72[75B2]	C7597 CAP_402 m72[75B2]	C7598 CAP_402 m72[75B2]	C7599 CAP_402 m72[75B1]	C7600 CAP_603 m72[76C4]	C7601 CAP_603 m72[76A4]	C7602 CAP_402 m72[76A4]	C7604 CAP_402 m72[76A3]
	C7605 CAP_402 m72[76B5]	C7607 CAP_402 m72[76A3]	C7608 CAP_402 m72[76D2]	C7609 CAP_402 m72[76D7]	C7612 CAP_603 m72[76A7]	C7613 CAP_402 m72[76A7]	C7621 CAP_402 m72[76B6]	C7622 CAP_402 m72[76C5]
	C7624 CAP_402 m72[76B6]	C7625 CAP_402 m72[76B6]	C7626 CAP_402 m72[76B6]	C7628 CAP_402 m72[76B7]	C7629 CAP_402 m72[76B7]	C7630 CAP_402 m72[76A5]	C7631 CAP_402 m72[76C7]	C7632 CAP_402 m72[76C2]
	C7640 CAP_1206-1 m72[76D6]	C7641 CAP_1206-1 m72[76D6]	C7642 CAP_1206-1 m72[76D6]	C7643 CAP_1206-1 m72[76D6]	C7650 CAP_805 m72[76B7]	C7651 CAP_P_CASE-D3L m72[76B8]	C7652 CAP_P_CASE-D3L m72[76B8]	C7661 CAP_402 m72[76B3]
	C7662 CAP_402 m72[76C4]	C7664 CAP_402 m72[76C3]	C7665 CAP_402 m72[76B4]	C7666 CAP_402 m72[76B3]	C7668 CAP_402 m72[76B2]	C7669 CAP_402 m72[76B2]	C7670 CAP_402 m72[76B4]	C7680 CAP_1206-1 m72[76D3]
	C7681 CAP_1206-1 m72[76D4]	C7682 CAP_P_SM-1 m72[76D4]	C7689 CAP_402 m72[76B4]	C7690 CAP_805 m72[76B2]	C7691 CAP_P_CASE-D3L m72[76B1]	C7692 CAP_P_CASE-D3L m72[76B1]	C7693 CAP_P_CASE-D3L m72[76B1]	C7700 CAP_805 m72[77C6]
	C7701 CAP_402 m72[77C5]	C7702 CAP_402 m72[77B3]	C7705 CAP_805 m72[77B3]	C7706 CAP_805 m72[77B3]	C7710 CAP_805 m72[77D6]	C7712 CAP_402 m72[77D4]	C7715 CAP_805 m72[77D3]	C7800 CAP_402 m72[78D4]
	C7801 CAP_402 m72[78D4]	C7810 CAP_402 m72[78D6]	C7811 CAP_402 m72[78D7]	C7850 CAP_402 m72[78C4]	C7851 CAP_402 m72[78D2]	C7890 CAP_805 m72[78D2]	C7891 CAP_402 m72[78D2]	C7895 CAP_402 m72[78B7]
	C7896 CAP_402 m72[78A6]	C7899 CAP_402 m72[78B6]	C8400 CAP_P_SM-LF m72[84C5]	C8401 CAP_805 m72[84C7]	C8420 CAP_402 m72[84C7]	C8421 CAP_402 m72[84C7]	C8422 CAP_402 m72[84C7]	C8423 CAP_402 m72[84C7]
	C8424 CAP_402 m72[84B7]	C8425 CAP_402 m72[84B7]	C8426 CAP_402 m72[84B7]	C8427 CAP_402 m72[84B7]	C8428 CAP_402 m72[84B7]	C8429 CAP_402 m72[84B7]	C8430 CAP_402 m72[84B7]	C8431 CAP_402 m72[84B7]
	C8432 CAP_402 m72[84B7]	C8433 CAP_402 m72[84B7]	C8434 CAP_402 m72[84B7]	C8435 CAP_402 m72[84B7]	C8436 CAP_402 m72[84B7]	C8437 CAP_402 m72[84B7]	C8438 CAP_402 m72[84B7]	C8439 CAP_402 m72[84B7]
	C8440 CAP_402 m72[84B7]	C8441 CAP_402 m72[84A7]	C8442 CAP_402 m72[84A7]	C8443 CAP_402 m72[84A7]	C8444 CAP_402 m72[84A7]	C8445 CAP_402 m72[84A7]	C8446 CAP_402 m72[84A7]	C8447 CAP_402 m72[84A7]
	C8448 CAP_402 m72[84A7]	C8449 CAP_402 m72[84A7]	C8450 CAP_402 m72[84A7]	C8451 CAP_402 m72[84A7]	C8500 CAP_805 m72[85A5]	C8501 CAP_402 m72[85D2]	C9000 CAP_603-1 m72[90C7]	C9001 CAP_402 m72[90C5]
	C9010 CAP_402 m72[90A8]	C9020 CAP_1210 m72[90C5]	C9130 CAP_402 m72[91B7]	C9131 CAP_805-1 m72[91A5]	C9140 CAP_402 m72[91B5]	C9141 CAP_402 m72[91B5]	C9142 CAP_402 m72[91B5]	C9143 CAP_402 m72[91A6]
	C9144 CAP_402 m72[91B6]	C9145 CAP_402 m72[91B4]	C9160 CAP_402 m72[91B4]	C9161 CAP_402 m72[91B4]	C9162 CAP_402 m72[91A2]	C9163 CAP_402 m72[91A2]	C9410 CAP_603 m72[94C3]	C9411 CAP_402 m72[94D3]
	C9413 CAP_402 m72[94C2]	C9414 CAP_402 m72[94C2]	C9800 CAP_805 m72[98C5]	C9801 CAP_402 m72[98C4]	C9802 CAP_402 m72[98C4]	D2185 DIODE_SCHOT_SOT23 m72[21C4]	D2186 DIODE_SCHOT_SOT23 m72[21B4]	D2702 DIODE_SCHOT_6PB_SOT-363 m72[27D8 27D8]
	D2800 DIODE_SCHOT_6PB_SOT-363 m72[28B6]	D4390 ZENER_SOT23 m72[43A6]	D4600 DIODE_SCHOT_3P_A_SC-75 m72[46C2]	D4601 DIODE_SCHOT_3P_A_SC-75 m72[46B5]	D4602 DIODE_SCHOT_3P_A_SC-75 m72[46A5]	D5350 DIODE_3P_2NC_SOT23-L m72[53C2]	D5600 DIODE_SOT23 m72[56C4]	D5601 DIODE_SOT23 m72[56B4]
	D5700 DIODE_SOT23 m72[57C4]	D7100 DIODE_SCHOT_SMB m72[71D2]	D7101 DIODE_SCHOT_SMB m72[71B2]	D7200 DIODE_SCHOT_SMB m72[72C3]	D7300 DIODE_SCHOT_5P_TLM83 m72[73B6]	D7301 DIODE_SCHOT_SOT23 m72[73C6]	D7373 DIODE_SCHOT_5P_TLM83 m72[73B3]	D7374 DIODE_SCHOT_SOT23 m72[73C3]
	D7400 DIODE_SCHOT_5P_TLM83 m72[74B6]	D7401 DIODE_SCHOT_SOT23 m72[74C6]	D7473 DIODE_SCHOT_5P_TLM83 m72[74B3]	D7474 DIODE_SCHOT_SOT23 m72[74C4]	D7520 DIODE_SCHOT_5P_TLM83 m72[75C4]	D7600 DIODE_SCHOT_5P_TLM83 m72[76B7]	D7601 DIODE_SCHOT_5P_TLM83 m72[76B2]	D7624 DIODE_SCHOT_SOD-323 m72[76C6]
	D7664 DIODE_SCHOT_SOD-323 m72[76C3]	D7810 DIODE_SCHOT_SOD-123 m72[78D7]	D7890 DIODE_SCHOT_SOD-123 m72[78D2]	D9400 ZENER_CA425 m72[94C1]	D9410 DIODE_SCHOT_SOD-123 m72[94D6]	D8430 DIODE_SCHOT_SM m72[43D7]	DP4310 DIODE_DUAL_6P_SOT-36 m72[43C4 43C3]	DP4320 DIODE_DUAL_6P_SOT-36 m72[43B5 43B4]
	DP4321 DIODE_DUAL_6P_SOT-36 m72[43A5 43A4]	D84599 LED_2_0X1.25MM-SM m72[45C2]	F4300 FUSE_SM m72[43D6]	F4310 FUSE_SM m72[43D6]	F9410 FUSE_805 m72[94D5]	FL4300 FILTER_4P_L701-SM m72[43B3]	FL4310 FILTER_4P_L701-SM m72[43B3]	J600 CON_M12RT_U_THB_M-RT m72[6D7]
	J1000 MEROM_BGA-SKT-P m72[10C3 10D7]	J1000 MEROM_BGA-SKT-P m72[11D3 11D7]	J1300 CON_F60ST_D_SMI_F-ST m72[13C4]	J2800 BATTERY_2P_SM m72[28D8]	J3100 CON_F200RT_DDR2DIMM m72[31D5]	J3200 SMT_SM_F-RT-SM m72[32D5]	J3400 CON_F52RT_D2MT_SM-F m72[34C5]	J3900 CON_RJ45_8RANG_D3MT_T m72[39C3]
	J4300 CON_F9ANG_1394B_D6MT m72[43C2]	J4301 _TH_F-ANG-TH1 m72[43B2]	J4401 CON_M50RT_D2MT_SM-M m72[44C4]	J4510 CON_M7ST_SATA_SM-M-S m72[45D7]	J4610 CON_F4ANG_S4MT_USB_T m72[46D1]	J4620 CON_F4ANG_S4MT_USB_T m72[46B4]	J4630 CON_F4ANG_S4MT_USB_T m72[46A4]	J4700 CON_M5ST_S2MT_SM-M-S m72[47B5]
	J4720 CON_F10ST_D_SMA_F-ST m72[47D2]	J5010 CON_M2ST_S2MT_SM-M-S m72[50C6]	J5050 CON_M2ST_S2MT_SM-M-S m72[50A3]	J5100 CON_F30STSM_5047_SMI m72[51B5]	J5500 CON_M5ST_S2MT_SM_PN1 m72[55D7]	J5510 VD_M-ST-SM m72[55A7]	J5511 CON_M2ST_S2MT_SM-M-S m72[55A5]	J5550 CON_M3RT_S2MT_SM-M-R m72[55B7]
	J5551 CON_2RTSM_125_SM-2MT m72[55B6]	J5560 CON_M5ST_S2MT_SM_PN1 m72[55D6]	J5600 CON_4SM_WRTB_85205-0 m72[56C3]	J5601 CON_M4RT_S2MT_SM-M-R m72[56B2]	J5700 CON_4SM_WRTB_85205-0 m72[57C2]	J5880 CON_M7ST_S2MT_SM-M-S m72[58C6]	J8400 CON_F230RT_MXM_SMI_F m72[84C5]	J8400 CON_F230RT_MXM_SMI_F m72[85C6]
	J9002 CON_F30ST_D_SMI_F-ST m72[90B7]	J9410 CON_DVI_F32ST_Q2MT_S m72[94D5]	L2150 IND_0603 m72[21A7]	L2173 IND_1210 m72[21D4]	L2181 IND_0603 m72[21D2]	L2183 IND_0603 m72[21C2]	L2190 IND_0805 m72[21B3]	L2195 IND_0805 m72[21A3]
	L2700 IND_0805-1 m72[27C8]	L2702 IND_0805 m72[27A7]	L2703 IND_1210 m72[27A7]	L2901 IND_0402 m72[29D7]	L2902 IND_0402 m72[29D5]	L2903 IND_0402 m72[29C7]	L3800 IND_0805-1 m72[38B7]	L3810 IND_0805-1 m72[38B6]
	L4200 IND_0402-LF m72[42D5]	L4210 IND_0402-LF m72[42B2]	L4211 IND_0402-LF m72[42B2]	L4300 IND_SM m72[43D3]	L4301 IND_SM m72[43B4]	L4610 IND_SM m72[46D3]	L4612 FILTER_4P_L701-SM m72[46D3]	L4620 IND_SM m72[46C5]
	L4622 FILTER_4P_L701-SM m72[46B6]	L4630 IND_SM m72[46B6]	L4632 FILTER_4P_L701-SM m72[46A6]	L4700 IND_SM m72[47D6]	L4701 FILTER_4P_L701-SM m72[47B6]	L4710 FILTER_4P_L701-SM m72[47A6]	L5050 IND_3_8X3.8X1.5MM m72[50A4]	L7100 IND_HM56-11120-TH m72[71D2]
	L7101 IND_HM56-11120-TH m72[71B2]	L7200 IND_HM56-11120-TH m72[72C3]	L7300 IND_MM06E2-SM m72[73C7]	L7360 IND_MM06E2-SM m72[73C2]	L7400 IND_MM06E2-SM m72[74C7]	L7460 IND_IHLP5050-MM012CE m72[74C2]	L7580 IND_HM56-11121-TH m72[75C3]	L7620 IND_MM06E2-SM m72[76B7]
	L7680 IND_HM56-11123-TH m72[76B3]	L7700 IND_MSCDR14D28-SM m72[77B4]	L7710 IND_IHLP m72[77D4]	L9000 IND_SM m72[90C6]	L9140 IND_0402 m72[91A5]	L9141 IND_0402 m72[91B5]	L9142 IND_0402 m72[91B2]	L9161 IND_0402 m72[91A2]
	L9400 FILTER_4P_SM m72[94D7]	L9401 FILTER_4P_SM m72[94D7]	L9402 FILTER_4P_SM m72[94C7]	L9403 FILTER_4P_SM m72[94B7]	L9410 IND_SM-1 m72[94D4]	LED601 LED_2_0X1.25MM-SM m72[6A8]	LED602 LED_2_0X1.25MM-SM m72[6A7]	LED603 LED_2_0X1.25MM-SM m72[6A6]
	LED604 LED_2_0X1.25MM-SM m72[6B7]	LED3900 LED_2_0X1.25MM-SM m72[39A7]	LED3901 LED_2_0X1.25MM-SM m72[39A7]	LED3902 LED_2_0X1.25MM-SM m72[39A7]	LED3903 LED_2_0X1.25MM-SM m72[39A6]	LED4400 LED_2_0X1.25MM-SM m72[44B5]	PP1000 PROBEPOINT_SM m72[7D7]	PP1001 PROBEPOINT_SM m72[7D7]
	PP1002 PROBEPOINT_SM m72[7D7]	PP1003 PROBEPOINT_SM m72[7D7]	PP1004 PROBEPOINT_SM m72[7D7]	PP1005 PROBEPOINT_SM m72[7D7]	PP1006 PROBEPOINT_SM m72[7D7]	PP1007 PROBEPOINT_SM m72[7D7]	PP1008 PROBEPOINT_SM m72[7D7]	PP1009 PROBEPOINT_SM m72[7D7]
	PP1010 PROBEPOINT_SM m72[7D7]	PP1011 PROBEPOINT_SM m72[7D7]	PP1012 PROBEPOINT_SM m72[7D7]	PP1013 PROBEPOINT_SM m72[7D7]	PP1014 PROBEPOINT_SM m72[7D7]	PP1015 PROBEPOINT_SM m72[7D7]	PP1016 PROBEPOINT_SM m72[7D7]	PP1017 PROBEPOINT_SM m72[7D7]
	PP1018 PROBEPOINT_SM m72[7D7]	PP1019 PROBEPOINT_SM m72[7D7]	PP1020 PROBEPOINT_SM m72[7D7]	PP1021 PROBEPOINT_SM m72[7C7]	PP1022 PROBEPOINT_SM m72[7C7]	PP1023 PROBEPOINT_SM m72[7C7]	PP1024 PROBEPOINT_SM m72[7C7]	PP1025 PROBEPOINT_SM m72[7C7]
	PP1026 PROBEPOINT_SM m72[7C7]	PP1027 PROBEPOINT_SM m72[7C7]	PP1028 PROBEPOINT_SM m72[7C7]	PP1029 PROBEPOINT_SM m72[7C7]	PP1030 PROBEPOINT_SM m72[7C7]	PP1031 PROBEPOINT_SM m72[7C7]	PP1032 PROBEPOINT_SM m72[7C7]	PP1033 PROBEPOINT_SM m72[7C7]
	PP1034 PROBEPOINT_SM m72[7C7]	PP1035 PROBEPOINT_SM m72[7C7]	PP1400 PROBEPOINT_SM m72[7D6]	PP1401 PROBEPOINT_SM m72[7D6]	PP1402 PROBEPOINT_SM m72[7D6]	PP1403 PROBEPOINT_SM m72[7D6]	PP1404 PROBEPOINT_SM m72[7D6]	PP1405 PROBEPOINT_SM m72[7D6]
	PP1406 PROBEPOINT_SM m72[7D6]	PP1407 PROBEPOINT_SM m72[7D6]	PP1408 PROBEPOINT_SM m72[7D6]	PP1409 PROBEPOINT_SM m72[7D6]	PP1410 PROBEPOINT_SM m72[7D6]	PP1411 PROBEPOINT_SM m72[7D6]	PP1412 PROBEPOINT_SM m72[7D6]	PP1413 PROBEPOINT_SM m72[7D6]
	PP1414 PROBEPOINT_SM m72[7D6]	PP1415 PROBEPOINT_SM m72[7D6]	PP1416 PROBEPOINT_SM m72[7D6]	PP1417 PROBEPOINT_SM m72[7D6]	PP1418 PROBEPOINT_SM m72[7D6]	PP1419 PROBEPOINT_SM m72[7D6]	PP1420 PROBEPOINT_SM m72[7D6]	PP1421 PROBEPOINT_SM m72[7C6]
	PP1422 PROBEPOINT_SM m72[7C6]	PP1423 PROBEPOINT_SM m72[7C6]	PP1424 PROBEPOINT_SM m72[7C6]	PP1425 PROBEPOINT_SM m72[7C6]	PP1426 PROBEPOINT_SM m72[7C6]	PP1427 PROBEPOINT_SM m72[7C6]	PP1428 PROBEPOINT_SM m72[7C6]	PP1429 PROBEPOINT_SM m72[7C6]
	PP1430 PROBEPOINT_SM m72[7C6]	PP1431 PROBEPOINT_SM m72[7C6]	PP1432 PROBEPOINT_SM m72[7C6]	PP1433 PROBEPOINT_SM m72[7C6]	PP1434 PROBEPOINT_SM m72[7C6]	PP1435 PROBEPOINT_SM m72[7C6]	PP1436 PROBEPOINT_SM m72[7C6]	PP1437 PROBEPOINT_SM m72[7C6]
	PP1438 PROBEPOINT_SM m72[7C6]	PP1439 PROBEPOINT_SM m72[7C6]	PP1440 PROBEPOINT_SM m72[7C6]	PP1441 PROBEPOINT_SM m72[7C6]	PP1442 PROBEPOINT_SM m72[7C6]	PP1443 PROBEPOINT_SM m72[7C6]	PP1444 PROBEPOINT_SM m72[7B6]	PP1445 PROBEPOINT_SM m72[7B6]
	PP1446 PROBEPOINT_SM m72[7B6]	PP1447 PROBEPOINT_SM m72[7B6]	PP1448 PROBEPOINT_SM m72[7B6]	PP1449 PROBEPOINT_SM m72[7B6]	PP1450 PROBEPOINT_SM m72[7B6]	PP1451 PROBEPOINT_SM m72[7B6]	PP1452 PROBEPOINT_SM m72[7B6]	PP1453 PROBEPOINT_SM m72[7B6]
	PP1454 PROBEPOINT_SM m72[7B6]	PP1455 PROBEPOINT_SM m72[7B6]	PP1456 PROBEPOINT_SM m72[7B6]					

	8	7	6	5	4	3	2	1
D	PP1457	PROBEPOINT_SM	m72[7B6]					
	PP1458	PROBEPOINT_SM	m72[7B6]					
	PP1459	PROBEPOINT_SM	m72[7B6]					
	PP1460	PROBEPOINT_SM	m72[7B6]					
	PP1461	PROBEPOINT_SM	m72[7B6]					
	PP1462	PROBEPOINT_SM	m72[7B6]					
	PP1463	PROBEPOINT_SM	m72[7B6]					
	PP1464	PROBEPOINT_SM	m72[7B6]					
	PP1465	PROBEPOINT_SM	m72[7B6]					
	PP1466	PROBEPOINT_SM	m72[7B6]					
C	PP2100	PROBEPOINT_SM	m72[7C7]					
	PP2101	PROBEPOINT_SM	m72[7C7]					
	PP2102	PROBEPOINT_SM	m72[7C7]					
	PP2103	PROBEPOINT_SM	m72[7B7]					
	PP2104	PROBEPOINT_SM	m72[7B7]					
	PP2105	PROBEPOINT_SM	m72[7B7]					
	PP2106	PROBEPOINT_SM	m72[7B7]					
	PP2107	PROBEPOINT_SM	m72[7B7]					
	PP2108	PROBEPOINT_SM	m72[7B7]					
	PP2109	PROBEPOINT_SM	m72[7B7]					
B	PP3700	PROBEPOINT_SM	m72[7D5]					
	PP3701	PROBEPOINT_SM	m72[7D5]					
	PP3702	PROBEPOINT_SM	m72[7D5]					
	PP3703	PROBEPOINT_SM	m72[7D5]					
	PP3704	PROBEPOINT_SM	m72[7D5]					
	PP3705	PROBEPOINT_SM	m72[7D5]					
	PP3706	PROBEPOINT_SM	m72[7D5]					
	PP3707	PROBEPOINT_SM	m72[7D5]					
	PP3708	PROBEPOINT_SM	m72[7D5]					
	PP3709	PROBEPOINT_SM	m72[7D5]					
A	Q5052	TRA_2N7002_SOT23-LF	m72[50A8]					
	Q5077	TRA_DUAL_MMDT3904_SO	m72[50D1 50D2]					
	Q5095	TRA_2N7002DW_SOT-363	m72[50C2 50C2]					
	Q5190	TRA_DUAL_MMDT3904_SO	m72[51B3 51C4]					
	Q5339	TRA_2N7002_SOT23-LF	m72[53B7]					
	Q5341	TRA_FDC796N_SUPER_SOT	m72[53B6]					
	Q5600	TRA_NTHS5443T1_1206A	m72[56D4]					
	Q5602	TRA_2N7002_SOT23-LF	m72[56B6]					
	Q5603	TRA_NTHS5443T1_1206A	m72[56B4]					
	Q5605	TRA_2N7002_SOT23-LF	m72[56B6]					
Q5700	TRA_NTHS5443T1_1206A	m72[57D4]						
Q7006	TRA_DUAL_SSM6N15FE_S	m72[70A7 70B6]						
Q7007	TRA_DUAL_SSM6N15FE_S	m72[70A6 70B6]						
Q7100	TRA_MOSFET_NCHN_S1P1	m72[71D3]						
Q7101	MLP5X6-LFFPAK							
Q7102	TRA_MOSFET_NCHN_S1P1	m72[71C3]						
Q7103	MLP5X6-LFFPAK							
Q7104	TRA_MOSFET_NCHN_S1P1	m72[71B3]						
Q7105	MLP5X6-LFFPAK-DFN							
Q7200	TRA_MOSFET_NCHN_S1P1	m72[72C4]						
Q7201	MLP5X6-LFFPAK							
Q7202	TRA_MOSFET_NCHN_S1P1	m72[72C3]						
Q7203	MLP5X6-LFFPAK-DFN							
Q7300	TRA_FMS9620S_MLP	m72[73C6]						
Q7360	TRA_FMS9620S_MLP	m72[73C3]						
Q7400	TRA_FMS9620S_MLP	m72[74C6]						
Q7460	TRA_FMS9620S_MICROFET	m72[74C3]						
Q7461	3X3							
Q7520	TRA_FMS9620S_MICROFET	m72[74C3]						
Q7521	3X3							
Q7603	TRA_2N7002_SOT23-LF	m72[76A6]						
Q7620	TRA_FMS9620S_MLP	m72[76C7]						
Q7640	TRA_SINGLE_MOSFET_PC	m72[53B7]						
Q7660	HN_SOT-23							
Q7661	TRA_MOSFET_NCHN_S1P1	m72[76C3]						
Q7800	MLP5X6-LFFPAK							
Q7801	TRA_MOSFET_NCHN_S1P1	m72[76B3]						
Q7810	TRA_IRF7410_SO-8	m72[78D4]						
Q7811	TRA_SINGLE_MOSFET_NC	m72[78D5]						
Q7850	HN_SOT23							
Q7851	TRA_IRF7410_SO-8	m72[78D7]						
Q7890	TRA_SINGLE_MOSFET_NC	m72[78C4]						
Q7891	TRA_SINGLE_MOSFET_NC	m72[78C5]						
Q7892	HN_SOT23							
Q7893	TRA_2N7002DW_SOT-363	m72[78C2 78C1]						
Q7894	TRA_MOSFET_NCHN_S1P1	m72[78B6]						
Q7896	O-8							
Q7897	TRA_2N7002_SOT23-LF	m72[78A7]						
Q7898	TRA_SINGLE_MOSFET_NC	m72[78A6]						
Q9000	HN_SOT23							
Q9001	TRA_S13443DV_TSOP-LF	m72[90C7]						
Q9111	TRA_2N7002_SOT23-LF	m72[90B7]						
R600	TRA_2N7002DW_SOT-363	m72[94D2 94C2]						
R602	RES_402	m72[6A7]						
R604	RES_402	m72[6A8]						
R605	RES_402	m72[6A9]						
R610	RES_603	m72[6AB]						
R610	RES_402	m72[6AC]						
R1002	RES_402	m72[10D5]						
R1003	RES_402	m72[10C5]						
R1004	RES_402	m72[10C5]						
R1005	RES_402	m72[10B5]						
R1006	RES_402	m72[10B5]						
R1007	RES_402	m72[10A4]						
R1012	RES_402	m72[10A4]						
R1016	RES_402	m72[10B1]						
R1017	RES_402	m72[10B1]						
R1018	RES_402	m72[10B1]						
R1019	RES_402	m72[10B1]						
R1020	RES_402	m72[10B7]						
R1021	RES_402	m72[10B7]						
R1022	RES_402	m72[10A7]						
R1023	RES_402	m72[10A7]						
R1024	RES_402	m72[10A7]						
R1030	RES_402	m72[10A4]						
R1100	RES_402	m72[11B5]						
R1101	RES_402	m72[11A5]						
R1290	RES_402	m72[12C2]						
R1291	RES_402	m72[12C2]						
R1292	RES_402	m72[12C2]						
R1293	RES_402	m72[12C2]						
R1294	RES_402	m72[12C2]						
R1295	RES_402	m72[12C2]						
R1296	RES_402	m72[12C2]						
R1303	RES_402	m72[13B2]						
R1315	RES_402	m72[13C6]						
R1330	RES_402	m72[13C5]						
R1331	RES_402	m72[13C5]						
R1399	RES_402	m72[13C7]						
R1410	RES_402	m72[14B6]						
R1411	RES_402	m72[14A6]						
R1415	RES_402	m72[14A6]						
R1420	RES_402	m72[14B6]						
R1421	RES_402	m72[14B6]						
R1425	RES_402	m72[14A7]						
R1426	RES_402	m72[14A7]						
R1510	RES_402	m72[15B3]						
R1610	RES_402	m72[16C2]						
R1611	RES_402	m72[16C2]						
R1620	RES_402	m72[16C1]						
R1622	RES_402	m72[16C1]						
R1624	RES_402	m72[16C1]						
R1630	RES_402	m72[16B7]						
R1631	RES_402	m72[16B7]						
R1640	RES_402	m72[16A3]						
R1641	RES_402	m72[16A3]						
R1655	RES_402	m72[16D7]						
R1659	RES_402	m72[16D7]						
R1666	RES_402	m72[16C7]						
R1669	RES_402	m72[16C7]						
R1670	RES_402	m72[16C7]						
R1690	RES_402	m72[16A3]						
R1691	RES_402	m72[16A3]						
R2141	RES_603	m72[21B7]						
R2145	RES_603	m72[21B7]						
R2150	RES_603	m72[21A7]						
R2170	RES_603	m72[21D4]						
R2183	RES_402	m72[21C2]						
R2185	RES_402	m72[21C3]						
R2186	RES_402	m72[21B3]						
R2190	RES_402	m72[21B3]						
R2195	RES_402	m72[21A3]						
R2200	RES_402	m72[22B2]						
R2201	RES_402	m72[22A2]						
R2202	RES_402	m72[22B2]						
R2203	RES_402	m72[22A2]						
R2300	RES_402	m72[23D7]						
R2301	RES_402	m72[23D7]						
R2302	RES_402	m72[23D6]						
R2303	RES_402	m72[23D3]						
R2304	RES_402	m72[23C3]						
R2305	RES_402	m72[23C3]						
R2306	RES_402	m72[23D3]						
R2308	RES_402	m72[23C3]						
R2309	RES_402	m72[23C3]						
R2310	RES_402	m72[23D6]						
R2311	RES_402	m72[23D6]						
R2313	RES_402	m72[23C7]						
R2314	RES_402	m72[23C7]						
R2315	RES_402	m72[23C7]						
R2316	RES_402	m72[23B7]						
R2400	RES_402	m72[24C7]						
R2401	RES_402	m72[24C7]						
R2402	RES_402	m72[24C7]						
R2403	RES_402	m72[24C7]						
R2404	RES_402	m72[24C7]						
R2405	RES_402	m72[24C6]						
R2406	RES_402	m72[24B6]						
R2407	RES_402	m72[24C6]						
R2408	RES_402	m72[24C6]						
R2409	RES_402	m72[24C6]						
R2413	RES_402	m72[24C3]						

	8	7	6	5	4	3	2	1				
D	R5040	RES_402	m72[50B1]	R7064	RES_402	m72[70B6]	R7703	RES_402	m72[77B3]	U5500	LM95214_LLP	m72[55B4]
	R5041	RES_402	m72[50B1]	R7065	RES_402	m72[70C6]	R7704	RES_402	m72[77B3]	U5570	EMC1043_MSOP	m72[55D4]
	R5042	RES_402	m72[50B1]	R7066	RES_402	m72[70C6]	R7705	RES_402	m72[77B2]	U6100	FLASH_SST25VF016B_SO	m72[61C5]
	R5043	RES_402	m72[50B1]	R7070	RES_402	m72[70C7]	R7710	RES_402	m72[77D6]		I_SOI	
	R5046	RES_402	m72[50A1]	R7080	RES_402	m72[70D3]	R7711	RES_402	m72[77D6]	U7010	COMPARATOR_LM339A_SO	m72[70D6]
	R5047	RES_402	m72[50B1]	R7081	RES_402	m72[70D3]	R7712	RES_402	m72[77D4]	I-LF		
	R5048	RES_402	m72[50A1]	R7092	RES_402	m72[70B3]	R7713	RES_402	m72[77C4]	U7052	MC74VHC1G08_SOT23-5	m72[70C2]
	R5050	RES_402	m72[50B6]	R7100	RES_402	m72[71C2]	R7800	RES_402	m72[78D5]	LF		
	R5051	RES_402	m72[50B7]	R7101	RES_603	m72[71C2]	R7801	RES_402	m72[78D5]	U7056	MC74VHC1G08_SOT23-5	m72[70C2]
	R5052	RES_402	m72[50A7]	R7102	RES_1206	m72[71B3]	R7810	RES_402	m72[78D8]	LF		
	R5053	RES_402	m72[50A6]	R7103	RES_1206	m72[71D3]	R7811	RES_402	m72[78D7]	U7100	ISL6260C_QFN	m72[71C6]
	R5055	RES_402	m72[50A3]	R7104	RES_402	m72[71C1]	R7850	RES_402	m72[78C5]	U7101	ISL6208_QFN	m72[71D5]
	R5056	RES_402	m72[50A3]	R7105	RES_402	m72[71B2]	R7851	RES_402	m72[78C5]	U7102	ISL6208_QFN	m72[71C5]
	R5057	RES_402	m72[50A6]	R7106	RES_603	m72[71B2]	R7870	RES_402	m72[78B7]	U7201	ISL6208_QFN	m72[72C7]
	R5058	RES_402	m72[50A5]	R7107	RES_402	m72[71B1]	R7871	RES_402	m72[78B7]	U7300	ISL6539_SSOP	m72[73C5]
	R5059	RES_402	m72[50A4]	R7108	RES_402	m72[71C8]	R7888	RES_402	m72[78C1]	U7400	ISL6539_SSOP	m72[74C5]
	R5070	RES_402	m72[50D2]	R7109	RES_402	m72[71B7]	R7889	RES_402	m72[78C2]	U7500	ISL6269_QFN	m72[75D6]
	R5071	RES_402	m72[50D3]	R7110	RES_402	m72[71B7]	R7891	RES_402	m72[78D3]	U7501	SM74LV1C007_SCT0	m72[75D8]
	R5078	RES_402	m72[50D1]	R7111	RES_402	m72[71B8]	R7892	RES_402	m72[78D2]	U7550	LRSG_BD3533FVM_MSOP	m72[75B4]
	R5080	RES_402	m72[50B1]	R7112	RES_402	m72[71D7]	R7893	RES_402	m72[78D3]	8		
	R5082	RES_402	m72[50B1]	R7114	RES_402	m72[71B7]	R7894	RES_805	m72[78D1]	U7600	LTC3728L_QFN	m72[76C5]
	R5083	RES_402	m72[50A1]	R7115	RES_402	m72[71B4]	R7895	RES_402	m72[78A7]	U7601	COMPARATOR_LM393_SOI	m72[76D6_76A7]
	R5084	RES_402	m72[50A1]	R7116	RES_402	m72[71B4]	R7896	RES_402	m72[78A6]	-1-LF		
	R5086	RES_402	m72[50A1]	R7117	RES_402	m72[71B5]	R7897	RES_402	m72[78B6]	U7710	TPS62050_MSOP	m72[77D5]
R5087	RES_402	m72[50B1]	R7118	RES_402	m72[71B5]	R7898	RES_402	m72[78B6]	U7750	TPS62510_BGA	m72[77B4]	
R5088	RES_402	m72[50A1]	R7119	RES_402	m72[71C8]	R8500	RES_402	m72[85C7]	U8570	EEPROM_M24C02_S08	m72[85C2]	
R5090	RES_402	m72[50B1]	R7120	RES_402	m72[71D7]	R8501	RES_402	m72[85C5]	U9130	VFD00_TS3V330_SOP	m72[91B7]	
R5091	RES_402	m72[50B1]	R7121	RES_402	m72[71D7]	R8502	RES_402	m72[85C7]	U9160	74LVCL1G25LF_SOT23-5	m72[91B4]	
R5092	RES_402	m72[50B1]	R7122	RES_402	m72[71A4]	R8503	RES_402	m72[85A4]	U9161	74LVCL1G25LF_SOT23-5	m72[91A4]	
R5093	RES_402	m72[50B1]	R7123	RES_402	m72[71A4]	R8505	RES_402	m72[85B4]	VR5065	VREF_RR3133_SOT23-3	m72[50B8]	
R5094	RES_402	m72[50B1]	R7126	THERMISTOR_402	m72[71C8]	R8570	RES_402	m72[85D3]	XW4900	SHORT_SM	m72[49C2]	
R5096	RES_402	m72[50B1]	R7127	RES_402	m72[71C7]	R9000	RES_402	m72[90C8]	XW5309	SHORT_SM	m72[53D7]	
R5190	RES_402	m72[51B2]	R7130	RES_402	m72[71B4]	R9001	RES_402	m72[90C7]	XW5350	SHORT_SM	m72[53C3]	
R5191	RES_402	m72[51C3]	R7131	THERMISTOR_0603-LF	m72[71B4]	R9002	RES_805	m72[90C8]	XW5500	SHORT_SM	m72[55A4]	
R5192	RES_402	m72[51C4]	R7140	RES_603	m72[71B1]	R9003	RES_805	m72[90C8]	XW5501	SHORT_SM	m72[55A4]	
R5200	RES_402	m72[52D7]	R7141	RES_603	m72[71C1]	R9070	RES_402	m72[90B7]	XW5502	SHORT_SM	m72[55A4]	
R5201	RES_402	m72[52D7]	R7142	RES_402	m72[71B4]	R9074	RES_402	m72[90B2]	XW5503	SHORT_SM	m72[55D7]	
R5230	RES_402	m72[52A7]	R7143	RES_402	m72[71C4]	R9075	RES_402	m72[90B2]	XW7100	SHORT_SM	m72[71A6]	
R5231	RES_402	m72[52A7]	R7197	RES_402	m72[71D6]	R9090	RES_805	m72[90C6]	XW7101	SHORT_SM	m72[71B2]	
R5250	RES_402	m72[52D4]	R7199	RES_402	m72[71C7]	R9099	RES_402	m72[90C8]	XW7102	SHORT_SM	m72[71B1]	
R5251	RES_402	m72[52D4]	R7200	RES_402	m72[72C3]	R9140	RES_402	m72[91A6]	XW7103	SHORT_SM	m72[71D2]	
R5260	RES_402	m72[52C4]	R7201	RES_603	m72[72B3]	R9141	RES_402	m72[91B6]	XW7104	SHORT_SM	m72[71D1]	
R5261	RES_402	m72[52C4]	R7203	RES_1206	m72[72C3]	R9142	RES_402	m72[91B6]	XW7203	SHORT_SM	m72[72C3]	
R5270	RES_402	m72[52D2]	R7204	RES_402	m72[72C2]	R9160	RES_402	m72[91B3]	XW7204	SHORT_SM	m72[72C2]	
R5271	RES_402	m72[52D2]	R7241	RES_603	m72[72C2]	R9161	RES_402	m72[91A3]	XW7300	SHORT_SM	m72[73B4]	
R5280	RES_402	m72[52C2]	R7250	RES_402	m72[72C5]	R9400	RES_402	m72[94D7]	XW7400	SHORT_SM	m72[74B4]	
R5281	RES_402	m72[52B2]	R7300	RES_402	m72[73B7]	R9402	RES_402	m72[94D7]	XW7500	SHORT_SM	m72[75C4]	
R5290	RES_402	m72[52B2]	R7301	RES_402	m72[73B7]	R9403	RES_402	m72[94D7]	XW7600	SHORT_SM	m72[76A5]	
R5291	RES_402	m72[52B2]	R7306	RES_1206	m72[73C7]	R9404	RES_402	m72[94C7]	Y2800	CRYSTAL_4PIN_SM-LF	m72[28C7]	
R5309	RES_402	m72[53D7]	R7310	RES_1206	m72[73A3]	R9405	RES_402	m72[94C7]	Y2901	CRYSTAL_5X3.2-SM	m72[29C6]	
R5339	RES_402	m72[53B7]	R7311	RES_1206	m72[73A3]	R9408	RES_402	m72[94C7]	Y3750	CRYSTAL_SM-3-LF	m72[37B5]	
R5340	RES_402	m72[53A8]	R7312	RES_1206	m72[73A3]	R9409	RES_402	m72[94C7]	Y4000	CRYSTAL_HC49-USMD	m72[40B7]	
R5341	RES_402	m72[53B7]	R7313	RES_1206	m72[73A3]	R9410	RES_402	m72[94D2]	Y5020	CRYSTAL_SM-4	m72[50C8]	
R5342	RES_402	m72[53B7]	R7321	RES_402	m72[73C5]	R9411	RES_402	m72[94D2]	ZH500	HOLE_VIA	m72[7C1]	
R5343	RES_1206	m72[53B5]	R7323	RES_402	m72[73B5]	R9412	RES_402	m72[94D2]	ZH501	HOLE_VIA	m72[7C1]	
R5350	RES_2512-1	m72[53C3]	R7331	RES_402	m72[73C5]	R9413	RES_402	m72[94C2]	ZH502	HOLE_VIA	m72[7C1]	
R5351	RES_402	m72[53C3]	R7356	RES_1206	m72[73C2]	R9414	RES_402	m72[94C2]	ZH503	HOLE_VIA	m72[7C1]	
R5352	RES_402	m72[53C2]	R7361	RES_402	m72[73C3]	R9415	RES_402	m72[94B7]	ZH504	HOLE_VIA	m72[7B1]	
R5353	RES_402	m72[53B3]	R7371	RES_402	m72[73C3]	R9420	RES_402	m72[94D1]	ZH505	HOLE_VIA	m72[7B1]	
R5354	RES_402	m72[53D3]	R7382	RES_402	m72[73C4]	R9421	RES_402	m72[94D1]	ZH506	HOLE_VIA	m72[7B1]	
R5355	RES_402	m72[53D3]	R7383	RES_402	m72[73B4]	R9422	RES_402	m72[94C2]	ZH507	HOLE_VIA	m72[7B1]	
R5370	RES_402	m72[53C7]	R7384	RES_402	m72[73B4]	RP3300	RP4K4P_SM-LF	m72[33C4_33C4_33C4_33C4]	ZH508	HOLE_VIA	m72[7B1]	
R5500	RES_402	m72[55B2]	R7390	RES_402	m72[73B2]	RP3305	RP4K4P_SM-LF	m72[33B4_33C4_33C4_33C4]	ZH509	HOLE_VIA	m72[7B1]	
R5501	RES_402	m72[55A2]	R7391	RES_402	m72[73B2]	RP3310	RP4K4P_SM-LF	m72[33D4_33A4_33A4_33A4]	ZH510	HOLE_VIA	m72[7C1]	
R5510	RES_402	m72[55B3]	R7400	RES_402	m72[74B7]	RP3310	RP4K4P_SM-LF	m72[33D4_33B4_33B4_33B4]	ZH511	HOLE_VIA	m72[7C1]	
R5511	RES_402	m72[55B3]	R7401	RES_402	m72[74B7]	RP3334	RP4K4P_SM-LF	m72[33B4_33B4_33B4_33B4]	ZH512	HOLE_VIA	m72[7C1]	
R5512	RES_402	m72[55B3]	R7406	RES_1206	m72[74C7]	RP3338	RP4K4P_SM-LF	m72[33A4_33B4_33B4_33A4]	ZH513	HOLE_VIA	m72[7C1]	
R5570	RES_402	m72[55D4]	R7421	RES_402	m72[74C5]	RP3342	RP4K4P_SM-LF	m72[33B4_33C4_33C4_33C4]	ZH514	HOLE_VIA	m72[7B1]	
R5600	RES_402	m72[56C7]	R7423	RES_402	m72[74B5]	RP3346	RP4K4P_SM-LF	m72[33D4_33C4_33B4_33C4]	ZH515	HOLE_VIA	m72[7B1]	
R5601	RES_402	m72[56A7]	R7431	RES_402	m72[74C5]	RP3350	RP4K4P_SM-LF	m72[33B4_33A4_33B4_33B4]	ZH516	HOLE_VIA	m72[7B1]	
R5602	RES_1206	m72[56D6]	R7456	RES_1206	m72[74C2]	RP3354	RP4K4P_SM-LF	m72[33B4_33A4_33A4_33B4]	ZH517	HOLE_VIA	m72[7B1]	
R5603	RES_805	m72[56D5]	R7461	RES_402	m72[74C4]	RP3358	RP4K4P_SM-LF	m72[33C4_33C4_33C4_33C4]	ZH518	HOLE_VIA	m72[7B1]	
R5605	RES_805	m72[56D5]	R7471	RES_402	m72[74C3]	RP3362	RP4K4P_SM-LF	m72[33A4_33C4_33D4_33A4]	ZH519	HOLE_VIA	m72[7B1]	
R5606	RES_402	m72[56D6]	R7483	RES_402	m72[74B4]	S5000	SWI_TACT_4SM_EVQPH_S	m72[50D8]	ZH520	HOLE_VIA	m72[7C1]	
R5607	RES_805	m72[56B5]	R7490	RES_402	m72[74B2]	M-LF			ZH521	HOLE_VIA	m72[7C1]	
R5609	RES_805	m72[56B5]	R7491	RES_402	m72[74B2]	S5010	SWI_TACT_4SM_EVQPH_S	m72[50C7]	ZH522	HOLE_VIA	m72[7C1]	
R5610	RES_1206	m72[56B6]	R7500	RES_402	m72[75D5]	M-LF			ZH523	HOLE_VIA	m72[7C1]	
R5611	RES_402	m72[56B6]	R7501	RES_402	m72[75C2]	SC0700	SPRING_CLIP_LP_EMI_C	m72[7B6]	ZH524	HOLE_VIA	m72[7B1]	
R5698	RES_402	m72[56A7]	R7504	RES_402	m72[75D7]	LIP-SM1			ZH525	HOLE_VIA	m72[7B1]	
R5699	RES_402	m72[56C7]	R7505	RES_402	m72[75C7]	SC0701	SPRING_CLIP_LP_EMI_C	m72[7B5]	ZH526	HOLE_VIA	m72[7B1]	
R5700	RES_402	m72[57C7]	R7506	RES_402	m72[75C7]	LIP-SM1			ZH527	HOLE_VIA	m72[7B1]	
R5701	RES_805	m72[57D5]	R7507	RES_402	m72[75D5]	SC0702	SPRING_CLIP_LP_EMI_C	m72[7B5]	ZH528	HOLE_VIA	m72[7B1]	
R5703	RES_805	m72[57D5]	R7508	RES_402	m72[75C7]	LIP-SM1			ZH529	HOLE_VIA	m72[7B1]	
R5704	RES_1206	m72[57D5]	R7510	RES_402	m72[75C4]	SDF0717	PCB_STANDOFF	m72[7A3]	ZH0700	MTGHOLE	m72[7A3]	
R5705	RES_402	m72[57B6]	R7521	RES_402	m72[75C1]	SDF0721	PCB_STANDOFF	m72[7A2]	ZH0701	MTGHOLE	m72[7A3]	
R5707	RES_402	m72[57C8]	R7522	RES_402	m72[75C1]	SDF0722	PCB_STANDOFF	m72[7A6]	ZH0702	MTGHOLE	m72[7A3]	
R6100	RES_402	m72[61C5]	R7539	RES_402	m72[75D6]	SDF0726	HSK_NUT_TH	m72[7A5]	ZH0703	MTGHOLE	m72[7A2]	
R6101	RES_402	m72[61C5]	R7551	RES_402	m72[75B5]	SDF0727	HSK_NUT_TH	m72[7A5]	ZH0710	MTGHOLE	m72[7A6]	
R6114	RES_402	m72[61B4]	R7556	RES_1206	m72[75C3]	SDF3400	PCB_STANDOFF	m72[34A5]	ZH0711	MTGHOLE	m72[7A5]	
R6190	RES_402	m72[61B6]	R7600	RES_402	m72[76C5]	SDF4720	PCB_STANDOFF	m72[47D2]	ZH0712	MTGHOLE	m72[7A5]	
R6191	RES_402	m72[61B6]	R7601	RES_402	m72[76A7]	SDF4721	PCB_STANDOFF	m72[47C1]	ZH0713	MTGHOLE	m72[7A5]	
R6193	RES_402	m72[61B3]	R7602	RES_402	m72[76A7]	SDF9000	PCB_STANDOFF	m72[90B7]	ZH0714</			