MM74HC74ACW - Fairchild Semiconductor

September 1983

Revised February 1999

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HC74A

Dual D-Type Flip-Fl op with Preset and Clear

General Descript ion

The MM74HC74A utilizes advanced silicon-gate CMOS

technology to achieve operating speeds similar to the

equivalen t LS-TTL part. It pos sesse s the high no ise imm u-

nity and low power consumption of standard CMOS inte-

grated circuits, along with the ability to drive 10 LS-TTL

loads.

This flip-flop has independent data, preset, clear, and clock

inputs and Q and Q outputs. The logic level present at the

data input is transferred to the output during the positive-

going transition of the clock pulse. Preset and clear are

indepen dent of the clock a nd accomplished b y a low level

at the appropriate input.

The 74HC logic family is functionally and pinout compatible

with the standard 74LS logic family. All inputs are protected

from damage due to static discharge by internal diode

clamps to VCC and ground.

Features

■Typical propagation delay: 20 ns

■Wide power supply range: 2–6V

■Low quiescen t curre nt: 40 µA maximum (74HC S erie s)

■Low input curre nt: 1 µA maximum

■Fanout of 10 LS-TTL loads

Ordering Code:

Devices also ava ilable in Tape and Reel. Speci fy by append ing the suffix let t er “X” to the o rdering code.

Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP

Truth Table

Note: Q0 = the lev el of Q befor e t he indi ca t ed input c onditions wer e estab-

lished.

Note 1: This co nfigu ratio n is nons tab le; tha t is , it wi ll not pers ist w hen p re-

set and c lear inputs ret urn to the ir inactive (H I GH ) level.

Order Number Package Number Package Description

MM74HC74AM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow

MM74HC74ASJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

MM74HC74AMTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

MM74HC74AN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Inputs Outputs

PR CLR CLK D Q Q

LHXX H L

HL XX L H

L L X X H (Note 1) H (Note 1)

HH ↑HH L

HH ↑LL H

HH LX Q0 Q

www.fairchildsemi.com 2

MM74HC74A

Logic Diagram

3 www.fairchildsemi.com

MM74HC74A

Absolute Maximum Ratings(Note 2)

(Note 3) Recommended Operating

Conditions

Note 2: Absolute M aximum Ra tings are those valu es beyond w hich dam-

age to the device may occur.

Note 3: Unles s ot herwise specified all v olt ages are referenc ed to ground.

Note 4: Power Dis sipation te mperature d erating — pl astic “N” pa ckage: −

12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 5)

Note 5: F or a pow er sup ply of 5V ±1 0% the worst case output voltages (VOH, and V OL) occu r for HC a t 4.5V. Thus the 4.5V values shou ld be use d when

designing with this supply. Worst case VIH and VIL occur at VCC = 5.5 V and 4.5V respec t iv ely. (The V IH v alue at 5. 5V is 3.8 5V.) The worst c as e leakage cur-

rent (IIN, ICC, and IOZ) occur fo r C M OS at the h igher volta ge and so th e 6. 0V values s hould be used.

Supply Voltage (VCC)−0.5 to +7.0V

DC Input Voltage (VIN)−1.5 to VCC +1.5V

DC Output Voltage (VOUT)−0.5 to VCC +0.5V

Clamp Diode Current (IIK, IOK)±20 mA

DC Output Current, per pin (IOUT)±25 mA

DC VCC or GND Current, per pin

(ICC)±50 mA

Storage Temperature Range (TSTG)−65°C to +150°C

Power Dissipation (PD)

(Note 4) 600 mW

S.O. Package only 500 mW

Lead Temperature (TL)

(Solder ing 10 seco nds) 260°C

Min Max Units

Supply Voltage (VCC)26V

DC Input or Output Voltage 0 VCC V

(VIN, OUT)

Operati ng Temperature Range (TA)−40 +85 °C

Input Rise or Fall Times

(tr, tf) VCC = 2.0V 1000 ns

CC = 4.5V 500 ns

VCC = 6.0V 400 ns

Symbol Parameter Conditions VCC TA = 25°CT

A = −40 to 85°CT

A = −55 to 125°CUnits

Typ Guaranteed Limits

VIH Minimum HIGH Level 2.0V 1.5 1.5 1.5 V

Input V oltag e 4.5V 3.15 3.15 3.15 V

6.0V 4.2 4.2 4.2 V

VIL Maximum LOW Level 2.0V 0.5 0.5 0.5 V

Input V oltag e 4.5V 1.35 1.35 1.35 V

6.0V 1.8 1.8 1.8 V

VOH Minimum HIGH Level VIN = VIH or VIL

Output Voltage |IOUT| ≤ 20 µA 2.0V 2.0 1.9 1.9 1.9 V

4.5V 4.5 4.4 4.4 4.4 V

6.0V 6.0 5.9 5.9 5.9 V

VIN = VIH or VIL

|IOUT| ≤ 4.0 mA 4.5V 4.3 3.98 3.84 3.7 V

|IOUT| ≤ 5.2 mA 6.0V 5.2 5.48 5.34 5.2 V

VOL Maximum LOW Level VIN = VIH or VIL

Output Voltage |IOUT| ≤ 20 µA 2.0V 0 0.1 0.1 0.1 V

4.5V 0 0.1 0.1 0.1 V

6.0V 0 0.1 0.1 0.1 V

VIN = VIH or VIL

|IOUT| ≤ 4.0 mA 4.5V 0.2 0.26 0.33 0.4 V

|IOUT| ≤ 5.2 mA 6.0V 0.2 0.26 0.33 0.4 V

IIN Maximum Input VIN = VCC or GND 6.0V ±0.1 ±1.0 ±1.0 µA

Current

ICC Maximum Quiescent VI N =VCC or GND 6.0V 4.0 40 80 µA

Supply Current IOUT = 0 µA

www.fairchildsemi.com 4

MM74HC74A

AC Electrical Characteristics

VCC = 5V, TA = 25°C, CL = 15 pF, tr = tf = 6 ns

AC Electrical Characteristics

CL = 50 pF, tr = tf = 6 ns (unless otherwise specified)

Note 6: CPD determines t he no load dy namic power con s um ption, PD = CPD VCC2 f + ICC VCC, and th e no load dynamic current co ns um ption ,

IS = CPD VCC f + ICC.

Symbol Parameter Conditions Typ Guaranteed Units

Limit

fMAX Maximum Operating Frequency 72 30 MHz

tPHL, tPLH Maximum Propagation 10 30 ns

Delay Clock to Q or Q

tPHL, tPLH Maximum Propagation 17 40 ns

Delay Preset or Clear to Q or Q

tREM Minimum Removal Time, 6 5 ns

Preset or Clear to Clock

tsMinimum Setup Time 10 20 ns

Data to Clock

tHMinimum Hold Time 0 0 ns

Clock to Data

tWMinimum Pulse Width 8 16 ns

Clock, Preset or Clear

Symbol Parameter Conditions VCC TA = 25°CT

A = −40 to 85°CT

A = −55 to 125°CUnits

Typ Guaranteed Limits

fMAX Maximum Operating 2.0V 22 6 5 4 MHz

Frequency 4.5V 72 30 24 20 MHz

6.0V 94 35 28 24 MHz

tPHL, tPLH Maximum Propagation 2.0V 34 110 140 165 ns

Delay Clock to Q or Q 4.5V 12 22 28 33 ns

6.0V 10 19 24 28 ns

tPHL, tPLH Maximum Propagation 2.0V 66 150 190 225 ns

Delay Preset or Clear 4.5V 20 30 38 45 ns

To Q or Q 6.0V 16 26 33 38 ns

tREM Minimum Removal Time 2.0V 20 50 65 75 ns

Preset or Clear 4.5V 6 10 13 15 ns

To Clock 6.0V 5 9 11 13 ns

tsMinimum Setup Time 2.0V 35 80 100 120 ns

Data to Clock 4.5V 10 16 20 24 ns

6.0V 8 14 17 20 ns

tHMinimum Hold Time 2.0V 0 0 0 ns

Clock to Data 4.5V 0 0 0 ns

6.0V 0 0 0 ns

tWMinimum, Pulse Width 2.0V 30 80 101 119 ns

Clock, Preset or Clear 4.5V 9 16 20 24 ns

6.0V 8 14 17 20 ns

tTLH, tTHL Maximum Output 2.0V 25 75 95 110 ns

Rise and Fall Time 4.5V 7 15 19 22 ns

6.0V 6 13 16 19 ns

tr, tfMaximum Input Rise 2.0V 1000 1000 1000 ns

and Fall Time 4.5V 500 500 500 ns

6.0V 400 400 400 ns

CPD Power Dissipation (per flip-flop) 80 pF

Capacitance (Note 6)

CIN Maximum Input 5 10 10 10 pF

Capacitance

5 www.fairchildsemi.com

MM74HC74A

Physical Dimensions inches (millimeters) unless otherwise noted

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow

Package Number M14A

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package Number M14D

www.fairchildsemi.com 6

MM74HC74A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT

DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD

SEMICONDUCTOR CORPORATION. As used herein:

1. Life suppor t de vices o r syst ems are devices or syste ms

which, (a) are intended for surgical implant into the

body, or (b) support or sustain life, and (c) whose failure

to perform when properly used in accordance with

instruct ions fo r use pr ovi de d in the labe l ing, can be re a-

sonably expected to result in a significant injury to the

user.

2. A criti cal com ponen t in any compo nent o f a l ife supp ort

device or system whose failure to perform can be rea-

sonabl y e xpec ted to c ause th e fa i lure of the li fe s upp or t

device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Packag e Num be r N14A