3 MHz, 600 mA, Low Quiescent Current
Buck with 300 mA LDO Regulator
Data Sheet ADP2140
Rev. A Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2010–2012 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
Input voltage range: 2.3 V to 5.5 V
LDO input (VIN2) 1.65 V to 5.5 V
Buck output voltage range: 1.0 V to 3.3 V
LDO output voltage range: 0.8 V to 3.3 V
Buck output current: 600 mA
LDO output current: 300 mA
LDO quiescent current: 22 μA with zero load
Buck quiescent current: 20 μA in PSM mode
Low shutdown current: <0.3 μA
Low LDO dropout 110 mV @ 300 mA load
High LDO PSRR
65 dB @ 10 kHz at VOUT2 = 1.2 V
55 dB @ 100 kHz at VOUT2 = 1.2 V
Low noise LDO: 40 μV rms at VOUT2 = 1.2 V
Initial accuracy: ±1%
Current-limit and thermal overload protection
Power-good indicator
Optional enable sequencing
10-lead 0.75 mm × 3 mm × 3 mm LFCSP package
APPLICATIONS
Mobile phones
Personal media players
Digital camera and audio devices
Portable and battery-powered equipment
GENERAL DESCRIPTION
The ADP2140 includes a high efficiency, low quiescent 600 mA
stepdown dc-to-dc converter and a 300 mA LDO packaged in a
small 10-lead 3 mm × 3 mm LFCSP. The total solution requires
only four tiny external components.
The buck regulator uses a proprietary high speed current-mode,
constant frequency, pulse-width modulation (PWM) control
scheme for excellent stability and transient response. To ensure
the longest battery life in portable applications, the ADP2140 has
a power saving variable frequency mode to reduce switching fre-
quency under light loads.
The LDO is a low quiescent current, low dropout linear regulator
designed to operate in a split supply mode with VIN2 as low as
1.65 V. The low input voltage minimum allows the LDO to be
powered from the output of the buck regulator increasing effi-
ciency and reducing power dissipation. The ADP2140 runs from
input voltages of 2.3 V to 5.5 V allowing single Li+/Li− polymer
TYPICAL APPLICATION CIRCUITS
VIN1 PGND
PG SW
EN1 AGND
EN2
PG
EN1
EN2 FB
VOUT2
10
9
8
7
6
VIN2
1
2
3
4
5
ADP2140
100kΩ
+
C
IN
10µF
+
C
OUT2
1µF
+C
OUT
10µF
V
IN1
= 3.6
V
V
OUT2
= 1.8V
1µH V
OUT
= 1.2V
07932-001
Figure 1. ADP2140 with LDO Connected to VIN1
VIN1 PGND
PG SW
EN1 AGND
EN2
PG
EN1
EN2 FB
VOUT2
10
9
8
7
6
VIN2
1
2
3
4
5
ADP2140
100kΩ
+
C
IN
10µF
+
C
OUT2
1µF
+C
OUT
10µF
V
IN1
= 3.3
V
V
OUT2
= 1.2V
1µH V
OUT
= 1.8V
07932-002
Figure 2. ADP2140 with LDO Connected to Buck Output
cell, multiple alkaline/NiMH cell, PCMCIA, and other standard
power sources.
ADP2140 includes a power-good pin, soft start, and internal
compensation. Numerous power sequencing options are user-
selectable through two enable inputs. In autosequencing mode,
the highest voltage output enables on the rising edge of EN1.
During logic controlled shutdown, the input disconnects from
the output and draws less than 300 nA from the input source.
Other key features include: undervoltage lockout to prevent deep
battery discharge, soft start to prevent input current overshoot
at startup, and both short-circuit protection and thermal overload
protection circuits to prevent damage in adverse conditions.
When the ADP2140 is used with two 0603 capacitors, one 0402
capacitor, one 0402 resistor, and one 0805 chip inductor, the total
solution size is approximately 90 mm2 resulting in the smallest foot-
print solution to meet a variety of portable applications.
ADP2140 Data Sheet
Rev. A | Page 2 of 32
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Typical Application Circuits ............................................................ 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Recommended Specifications: Capacitors and Inductor ........ 4
Absolute Maximum Ratings ............................................................ 5
Thermal Data ................................................................................ 5
Thermal Resistance ...................................................................... 5
ESD Caution .................................................................................. 5
Pin Configuration and Function Descriptions ............................. 6
Typical Performance Characteristics ............................................. 7
Buck Output .................................................................................. 7
LDO Output ................................................................................ 14
Theory of Operation ...................................................................... 19
Buck Section ................................................................................ 19
Control Scheme .......................................................................... 19
PWM Operation ......................................................................... 19
PSM Operation ........................................................................... 19
Pulse Skipping Threshold .......................................................... 19
Selected Features ............................................................................. 20
Short-Circuit Protection............................................................ 20
Undervoltage Lockout ............................................................... 20
Thermal Protection .................................................................... 20
Soft Start ...................................................................................... 20
Current Limit .............................................................................. 20
Power-Good Pin ......................................................................... 20
LDO Section................................................................................ 20
Applications Information .............................................................. 21
Power Sequencing ...................................................................... 21
Power-Good Function ............................................................... 24
External Component Selection ................................................ 24
Selecting the Inductor ................................................................ 24
Output Capacitor ........................................................................ 24
Input Capacitor ........................................................................... 24
Efficiency ..................................................................................... 25
Recommended Buck External Components .......................... 25
LDO Capacitor Selection .......................................................... 26
LDO as a Postregulator to Reduce Buck Output Noise ........ 26
Thermal Considerations ................................................................ 28
PCB Layout Considerations ...................................................... 29
Outline Dimensions ....................................................................... 30
Ordering Guide .......................................................................... 30
REVISION HISTORY
9/12—Rev. 0 to Rev. A
Updated Outline Dimensions ....................................................... 30
Changes to Ordering Guide .......................................................... 30
6/10—Revision 0: Initial Version
Data Sheet ADP2140
Rev. A | Page 3 of 32
SPECIFICATIONS
VIN1 = 3.6 V, VIN2 = VOUT2 + 0.3 V or 1.65 V, whichever is greater; 5 V EN1 = EN2 = VIN1; IOUT = 200 mA, IOUT2 = 10 mA, CIN = 10 μF,
COUT = 10 µF, COUT2 = 1 µ F, LOUT = 1 μH; TJ = −40°C to +125°C for minimum/maximum specifications, and TA = 25°C for typical
specifications, unless otherwise noted.
Table 1.
Parameter Symbol Test Conditions/Comments Min Typ Max Unit
BUCK SECTION
Input Voltage Range V
IN1
2.3 5.5 V
Buck Output Accuracy V
OUT
I
OUT
= 10 mA −1.5 +1.5 %
V
IN1
= 2.3 V or (V
OUT
+ 0.5 V) to 5.5 V, I
OUT
= 1 mA to 600 mA −2.5 +2.5 %
Transient Load Regulation V
TR-LOAD
V
OUT
= 1.8 V
Load = 50 mA to 250 mA, rise/fall time = 200 ns 75 mV
Load = 200 mA to 600 mA, rise/fall time = 200 ns 75 mV
Transient Line Regulation V
TR-LINE
Line transient = 4 V to 5 V, 4 μs rise time
V
OUT
= 1.0 V 40 mV
V
OUT
= 1.8 V 25 mV
V
OUT
= 3.3 V 25 mV
PWM To PSM Threshold V
IN1
= 2.3 V or (V
OUT
+ 0.5 V) to 5.5 V 100 mA
Output Current I
OUT
600 mA
Current Limit I
LIM
V
IN1
= 2.3 V or (V
OUT
+ 0.5 V) to 5.5 V 1100 1300 mA
Switch On Resistance
PFET R
PFET
V
IN1
= 2.3 V to 5.5 V 250 mΩ
NFET
RNFET
VIN1 = 2.3 V to 5.5 V
250
mΩ
Switch Leakage Current I
LEAK-SW
EN1 = GND, VIN1 = 5.5 V, and SW = 0 V −1 μA
Quiescent Current I
Q
No load, device not switching 20 30 μA
Minimum On Time ON-TIME
MIN
70 ns
Oscillator Frequency FREQ 2.55 3.0 3.15 MHz
Frequency Foldback Threshold V
FOLD
Output voltage where f
SW
≤ 50% of nominal frequency 50 %
Start-Up Time
1
t
START-UP
V
OUT
= 1.8 V, 600 mA load 70 µs
Soft Start Time
2
SS
TIME
V
OUT
= 1.8 V, 600 mA load 150 μs
LDO SECTION
Input Voltage Range V
IN2
1.65 5.5 V
LDO Output Accuracy V
OUT2
I
OUT2
= 10 mA, T
J
= 25°C −1 +1 %
1 mA < IOUT2 < 300 mA, VIN2 = (VOUT2 + 0.3 V) to 5.5 V, TJ
= 25°C
−1.5 +1.5 %
1 mA < I
OUT2
< 300 mA, V
IN2
= (V
OUT2
+ 0.3 V) to 5.5 V −3 +3 %
Line Regulation
∆V
OUT2
/∆V
IN2
V
IN2
= (V
OUT2
+ 0.3 V) to 5.5 V, I
OUT2
= 10 mA −0.05 +0.05 %/V
Load Regulation
3
∆V
OUT2
/∆I
OUT2
I
OUT2
= 1 mA to 300 mA 0.001 0.005 %/mA
Dropout Voltage4 V
DROPOUT
I
OUT2
= 10 mA, V
OUT2
= 1.8 V 4 7 mV
I
OUT2
= 300 mA, V
OUT2
= 1.8 V 110 200 mV
Ground Current I
AGND
No load, buck disabled 22 35 μA
I
OUT2
= 10 mA 65 90 μA
I
OUT2
= 300 mA 150 220 μA
Power Supply Rejection Ratio PSRR V
IN2
= V
OUT2
+ 1 V, V
IN1
= 5 V, I
OUT2
= 10 mA
PSRR on V
IN2
10 kHz, V
OUT2
= 1.2 V, 1.8 V, 3.3 V 65 dB
100 kHz, V
OUT2
= 3.3 V 53 dB
100 kHz, V
OUT2
= 1.8 V 54 dB
100 kHz, VOUT2 = 1.2 V
55
dB
ADP2140 Data Sheet
Rev. A | Page 4 of 32
Parameter Symbol Test Conditions/Comments Min Typ Max Unit
Output Noise OUT
NOISE
V
IN2
= V
IN1
= 5 V, I
OUT2
= 10 mA
10 Hz to 100 kHz, V
OUT2
= 0.8 V 29 µV rms
10 Hz to 100 kHz, V
OUT2
= 1.2 V 40 µV rms
10 Hz to 100 kHz, V
OUT2
= 1.8 V 50 µV rms
10 Hz to 100 kHz, VOUT2 = 2.5 V
66
µV rms
10 Hz to 100 kHz, V
OUT2
= 3.3 V 88 µV rms
Current Limit I
LIM
T
J
= 25°C 360 500 760 mA
Input Leakage Current I
LEAK-LDO
EN2 = GND, V
IN2
= 5.5 V and V
OUT2
= 0 V 1 μA
Start-Up Time1 t
START-UP
V
OUT2
= 3.3 V, 300 mA load 70 µs
Soft Start Time2 SS
TIME
V
OUT2
= 3.3 V, 300 mA load 130 μs
ADDITIONAL FUNCTIONS
Undervoltage Lockout UVLO
Input Voltage Rising UVLO
RISE
2.23 2.3 V
Input Voltage Falling
UVLOFAL L
2.05
2.16
V
EN Input
EN1, EN2 Input Logic High V
IH
2.3 V ≤ V
IN1
≤ 5.5 V 1.0 V
EN1, EN2 Input Logic Low V
IL
2.3 V ≤ V
IN1
≤ 5.5 V 0.27 V
EN1, EN2 Input Leakage I
EN-LKG
EN1, EN2 = V
IN1
or GND 0.05 µA
EN1, EN2 = VIN1 or GND
1
µA
Shutdown Current I
SHUT
V
IN1
= 5.5 V, EN1, EN2 = GND, T
J
= −40°C to +85°C 0.3 1.2 μA
Thermal Shutdown
Threshold TSSD TJ rising 150 °C
Hysteresis TSSD-HYS 20 °C
Power Good
Rising Threshold PG
RISE
92 %V
OUT
Falling Threshold PG
FAL L
86 %V
OUT
Power-Good Hysteresis PG
HYS
6 %V
OUT
Output Low V
OL
I
SINK
= 4 mA 0.2 V
Leakage Current I
OH
Power-good pin pull-up voltage = 5.5 V 1 μA
Buck to LDO Delay t
DELAY
PWM mode only 5 ms
Power-Good Delay t
RESET
PWM mode only 5 ms
1 Start-up time is defined as the time between the rising edge of ENx to VOUTx being at 10% of the VOUTx nominal value.
2 Soft start time is defined as the time between VOUTx being at 10% to VOUTx being at 90% of the VOUTx nominal value.
3 Based on an endpoint calculation using 1 mA and 300 mA loads.
4 Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output
voltages above 2.3 V.
RECOMMENDED SPECIFICATIONS: CAPACITORS AND INDUCTOR
Table 2.
Parameter Symbol Test Conditions/Comments Min Typ Max Unit
MINIMUM INPUT AND OUTPUT CAPACITANCE
TA = −40°C to +125°C
Buck C
MIN
7.5 10 µF
LDO C
MIN
0.7 1.0 µF
CAPACITOR ESR TA = −40°C to +125°C Ω
Buck R
ESR
0.001 0.01 Ω
LDO R
ESR
0.001 1 Ω
MINIMUM INDUCTOR IND
MIN
0.7 1 μH
1 The minimum input and output capacitance should be greater than 0.70 μF over the full range of operating conditions. The full range of operating conditions in the
application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R- and X5R-type capacitors are recommended,
Y5V and Z5U capacitors are not recommended for use with any LDO.
Data Sheet ADP2140
Rev. A | Page 5 of 32
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter Rating
VIN1, VIN2 to PGND, AGND −0.3 V to +6.5 V
VOUT2 to PGND, AGND −0.3 V to V
IN2
SW to PGND, AGND −0.3 V to V
IN1
FB to PGND, AGND −0.3 V to +6.5 V
PG to PGND, AGND −0.3 V to +6.5 V
EN1, EN2 to PGND, AGND −0.3 V to +6.5 V
Storage Temperature Range −65°C to +150°C
Operating Ambient Temperature Range
−40°C to +85°C
Operating Junction Temperature Range −40°C to +125°C
Soldering Conditions JEDEC J-STD-020
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL DATA
Absolute maximum ratings apply individually only, not in com-
bination. The ADP2140 can be damaged when the junction
temperature limits are exceeded. Monitoring ambient temperature
does not guarantee that TJ is within the specified temperature
limits. In applications with high power dissipation and poor
thermal resistance, the maximum ambient temperature may
need to be derated.
In applications with moderate power dissipation and low
printed circuit board (PCB) thermal resistance, the maximum
ambient temperature can exceed the maximum limit as long as
the junction temperature is within specification limits. The
junction temperature (TJ) of the device is dependent on the
ambient temperature (TA), the power dissipation of the device
(PD), and the junction-to-ambient thermal resistance of the
package (θJA).
Maximum junction temperature (TJ) is calculated from the
ambient temperature (TA) and power dissipation (PD) using the
formula
TJ = TA + (PD × θJA)
Junction-to-ambient thermal resistance (θJA) of the package is
based on modeling and calculation using a 4-layer board. The
junction-to-ambient thermal resistance is highly dependent on
the application and board layout. In applications where high
maximum power dissipation exists, close attention to thermal
board design is required. The value of θJA may vary, depending
on PCB material, layout, and environmental conditions. The
specified values of θJA are based on a 4-layer, 4 in. × 3 in. circuit
board. Refer to JESD 51-7 for detailed information on the board
construction.
For more information, see AN-772 Application Note, A Design
and Manufacturing Guide for the Lead Frame Chip Scale Package
(LFCSP).
ΨJB is the junction-to-board thermal characterization parameter
with units of °C / W. ΨJB of the package is based on modeling and
calculation using a 4-layer board. The JESD51-12, Guidelines for
Reporting and Using Package Thermal Information, states that
thermal characterization parameters are not the same as thermal
resistances. ΨJB measures the component power flowing through
multiple thermal paths rather than a single path, as in thermal
resistance, θJB. Therefore, ΨJB thermal paths include convection
from the top of the package as well as radiation from the package,
factors that make ΨJB more useful in real-world applications.
Maximum junction temperature (TJ) is calculated from the
board temperature (TB) and power dissipation (PD) using the
formula
TJ = TB + (PD × ΨJB)
Refer to JESD51-8 and JESD51-12 for more detailed
information about ΨJB.
THERMAL RESISTANCE
θJA and ΨJB are specified for the worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages.
Table 4. Thermal Resistance
Package Type θ
JA
Ψ
JB
Unit
10-Lead 3 mm × 3 mm LFCSP 35.3 16.9 °C/W
ESD CAUTION
ADP2140 Data Sheet
Rev. A | Page 6 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VIN1
PG
EN1
EN2
VOUT2
10
9
8
7
6
PGND
SW
AGND
FB
VIN2
1
2
3
4
5
ADP2140
TOP VIEW
(No t to Scale )
NOTES
1. THE EXPO SED PAD ON THE BOT TOM OF THE L FCSP P ACKAG E ENHANCES
THERM AL PERFO RMANCE AND IS ELECT RICALLY CO NNECTED TO GROUND
INSIDE T HE PACKAGE . IT I S RE COMME NDE D T HAT T HE EXPO S ED PAD BE
CONNECTED T O T HE GRO UND PLANE O N THE CI RCUIT BOARD.
07932-003
Figure 3. Pin Configuration
Table 5. Pin Function Descriptions
Pin Mnemonic Description
1 PGND Power Ground.
2 SW Connection from Power MOSFETs to Inductor.
3 AGND Analog Ground.
4 FB Feedback from Buck Output.
5 VIN2 LDO Input Voltage.
6 VOUT2 LDO Output Voltage.
7 EN2 Logic 1 to Enable LDO or No Connect for Autosequencing.
8 EN1 Logic 1 to Enable Buck or Initiate Sequencing. This is a dual function pin and the state of EN2 determines
which function is operational.
9 PG Power Good. Open-drain output. PG is held low until both output voltages (which includes the external
inductor and capacitor sensed by the FB pin) rise above 92% of nominal value. PG is held high until both
outputs fall below 85% of nominal value.
10 VIN1 Analog Power Input.
EP Exposed Pad. The exposed pad on the bottom of the LFCSP package enhances thermal performance and is
electrically connected to ground inside the package. It is recommended that the exposed pad be connected
to the ground plane on the circuit board.
Data Sheet ADP2140
Rev. A | Page 7 of 32
TYPICAL PERFORMANCE CHARACTERISTICS
BUCK OUTPUT
VIN1 = 4 V, V OUT = 1.8 V, I OUT = 10 mA, CIN = COUT = 10 µF, TA = 25°C, unless otherwise noted.
30
0
5
10
15
20
25
2.3 2.8 3.3 3.8 4.3 4.8 5.3
QUIESCE NT CURRENT (µ A)
INPUT VOLTAGE (V)
–40°C
–5°C
+25°C
+85°C
+125°C
07932-004
Figure 4. Quiescent Supply Current vs. Input Voltage, Different Temperatures
3.1
2.5
2.6
2.7
2.8
2.9
3.0
2.3 2.8 3.3 3.8 4.3 4.8 5.3
FREQUENCY (MHz)
INPUT VOLTAGE (V)
–40°C
–5°C
+25°C
+85°C
+125°C
07932-005
Figure 5. Switching Frequency vs. Input Voltage, Different Temperatures
3.10
2.60
2.65
2.70
2.75
2.80
2.85
2.90
2.95
3.00
3.05
–60 –40 –20 020 40 60 80 100 120 140
FREQUENCY (MHz)
TEMPERATURE (°C)
5.5V
4.6V
3.1V
2.3V
07932-006
Figure 6. Switching Frequency vs. Temperature, Different Input Voltages
1.82
1.76
1.77
1.78
1.79
1.80
1.81
–40 125
85
25–5
OUTPUT VOLTAGE (V)
JUNCTION TEM P E RATURE (°C)
LOAD CURRENT = 1mA
LOAD CURRENT = 10mA
LOAD CURRENT = 50mA
LOAD CURRENT = 100mA
LOAD CURRENT = 300mA
LOAD CURRENT = 600mA
07932-007
Figure 7. Output Voltage vs. Temperature, VIN1 = 2.3 V, Different Loads
1200
700
750
800
850
900
950
1000
1050
1100
1150
–60 –40 –20 020 40 60 80 100 120 140
CURRENT LIM IT ( mA)
JUNCTION TEM P E RATURE (°C)
2.3V
3.0V
4.0V
5.0V
5.5V
07932-008
Figure 8. Current Limit vs. Temperature, Different Input Voltages
140
0
20
40
60
80
100
120
3.50 5.505.255.004.754.504.254.00
3.75
CURRENT ( mA)
INPUT VOLTAGE (V)
–40°C
–5°C
+25°C
+85°C
+125°C
07932-009
Figure 9. PSM to PWM Mode Transition vs. Input Voltage, Different
Temperatures
ADP2140 Data Sheet
Rev. A | Page 8 of 32
VIN1 = 4 V, V OUT = 1.8 V, IOUT = 10 mA, CIN = COUT = 10 µF, TA = 25°C, unless otherwise noted.
1.82
1.81
1.80
1.79
1.78
1.77
1.762.3 5.55.14.74.33.93.53.12.7
OUTPUT VOLTAGE (V)
INPUT VOLTAGE (V)
LOAD CURRENT = 1mA
LOAD CURRENT = 10mA
LOAD CURRENT = 50mA
LOAD CURRENT = 100mA
LOAD CURRENT = 300mA
LOAD CURRENT = 600mA
07932-010
Figure 10. Line Regulation, VOUT = 1.8 V, Different Loads
1.82
1.81
1.80
1.79
1.78
1.77
1.76 110 100 1000
OUTPUT VOLTAGE (V)
LOAD CURRENT ( mA)
07932-011
Figure 11. Load Regulation, VOUT = 1.8 V, VIN1 = 2.3 V
1.22
1.21
1.20
1.19
1.18
1.17 110 100 1000
OUTPUT VOLTAGE (V)
LOAD CURRENT ( mA)
07932-012
Figure 12. Load Regulation, VOUT = 1.2 V, VIN1 = 2.3 V
3.350
3.325
3.300
3.275
3.250 110 100 1000
OUTPUT VOLTAGE (V)
LOAD CURRENT ( mA)
07932-013
Figure 13. Load Regulation, VOUT = 3.3 V
100
90
80
70
60
50
40
30
20
10
0110 100 1000
EF FICIENCY ( %)
LOAD CURRENT ( mA)
2.5V
3.0V
4.0V
5.0V
5.5V
07932-014
Figure 14. Efficiency vs. Load Current, VOUT = 1.8 V, Different Input Voltages
100
90
80
70
60
50
40
30
20
10
0110 100 1000
EF FICIENCY ( %)
LOAD CURRENT ( mA)
–40°C
–5°C
+25°C
+85°C
+125°C
07932-015
Figure 15. Efficiency vs. Load Current, VOUT = 1.8 V, Different Temperatures
Data Sheet ADP2140
Rev. A | Page 9 of 32
VIN1 = 4 V, V OUT = 1.8 V, IOUT = 10 mA, CIN = COUT = 10 µF, TA = 25°C, unless otherwise noted.
100
90
80
70
60
50
40
30
20
10
0110 100 1000
EF FICIENCY ( %)
LOAD CURRENT ( mA)
2.5V
3.0V
4.0V
5.0V
5.5V
07932-016
Figure 16. Efficiency vs. Load Current, VOUT = 1.2 V, Different Input Voltages
100
90
80
70
60
50
40
30
20
10
0110 100 1000
EF FICIENCY ( %)
LOAD CURRENT ( mA)
–40°C
–5°C
+25°C
+85°C
+125°C
07932-017
Figure 17. Efficiency vs. Load Current, VOUT = 1.2 V, Different Temperatures
CH1 1.00V CH2 50.0mV M20.0µs A CH1 4.68V
T 11.60%CH3 5.00V
1
2
3
T
INPUT VOLTAGE
OUTPUT VOLTAGE
SW ITCH NODE
07932-020
Figure 18. Line Transient, VOUT = 1.8 V, Power Save Mode, 50 mA,
VIN1 = 4 V to 5 V, 4 μs Rise Time
100
90
80
70
60
50
40
30
20
10
0110 100 1000
EF FICIENCY ( %)
LOAD CURRENT ( mA)
–40°C
–5°C
+25°C
+85°C
+125°C
07932-019
Figure 19. Efficiency vs. Load Current, VOUT = 3.3 V, Different Temperatures
100
90
80
70
60
50
40
30
20
10
0110 100 1000
EF FICIENCY ( %)
LOAD CURRENT ( mA)
4.0V
5.0V
5.5V
07932-018
Figure 20. Efficiency vs. Load Current, VOUT = 3.3 V, Different Input Voltages
CH1 1.00V CH2 20.0mV M20.0µs A CH1 4.68V
T 11.60%CH3 5.00V
1
2
3
T
INPUT VOLTAGE
OUTPUT VOLTAGE
SW ITCH NODE
07932-021
Figure 21. Line Transient, VOUT = 1.8 V, PWM Mode, 600 mA, VIN1 = 4 V to 5 V,
4 μs Rise Time
ADP2140 Data Sheet
Rev. A | Page 10 of 32
VIN1 = 4 V, V OUT = 1.8 V, IOUT = 10 mA, CIN = COUT = 10 µF, TA = 25°C, unless otherwise noted.
CH1 1.00V CH2 50.0mV M20.0µs A CH1 4.68V
T 11.60%CH3 5.00V
1
2
3
T
INPUT VOLTAGE
OUTPUT VOLTAGE
SW ITCH NODE
07932-022
Figure 22. Line Transient, VOUT = 1.2 V, PSM Mode, 50 mA, VIN1 = 4 V to 5 V,
4 μs Rise Time
CH1 1.00V CH2 20.0mV M20.0µs A CH1 4.32V
T 10.80%CH3 5.00V
1
2
3
T
INPUT VOLTAGE
OUTPUT VOLTAGE
SW ITCH NODE
07932-023
Figure 23. Line Transient, VOUT = 1.2 V, PWM Mode, 600 mA, VIN1 = 4 V to 5 V,
4 μs Rise Time
CH1 1.00V CH2 50.0mV M20.0µs A CH1 4.68V
T 11.60%CH3 5.00V
1
2
3
T
INPUT VOLTAGE
OUTPUT VOLTAGE
SW ITCH NODE
07932-024
Figure 24. Line Transient, VOUT = 3.3 V, PSM Mode, 50 mA, VIN1 = 4 V to 5 V,
4 μs Rise Time
CH1 1.00V CH2 20.0mV M20.0µs A CH1 4.68V
T 11.60%CH3 5.00V
1
2
3
T
INPUT VOLTAGE
OUTPUT VOLTAGE
SW ITCH NODE
07932-025
Figure 25. Line Transient, VOUT = 3.3 V, PWM Mode, 600 mA, VIN1 = 4 V to 5 V,
4 μs Rise Time
CH1 200mA CH2 50.0mV M20.0µs A CH1 288mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD CURRENT
OUTPUT VOLTAGE
SW ITCH NODE
07932-026
Figure 26. Load Transient, VOUT = 1.8 V, 200 mA to 600 mA, Load Current Rise
Time = 200 ns
CH1 100mA CH2 50.0mV M20.0µs A CH1 136mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD OUTPUT
OUTPUT VOLTAGE
SW ITCH NODE
07932-027
Figure 27. Load Transient, VOUT = 1.8 V, 50 mA to 250 mA, Load Current Rise
Time = 200 ns
Data Sheet ADP2140
Rev. A | Page 11 of 32
VIN1 = 4 V, V OUT = 1.8 V, IOUT = 10 mA, CIN = COUT = 10 µF, TA = 25°C, unless otherwise noted.
CH1 50.0mA CH2 50. 0mV M20.0µs A CH1 51.0mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD CURRENT
OUTPUT VOLTAGE
SW ITCH NODE
07932-028
Figure 28. Load Transient, VOUT = 1.8 V,10 mA to 110 mA, Load Current Rise
Time = 200 ns
CH1 200mA CH2 100.0mV M20.0µs A CH1 292mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD CURRENT
OUTPUT VOLTAGE
SW ITCH NODE
07932-029
Figure 29. Load Transient, VOUT = 3.3 V, 200 mA to 600 mA, Load Current Rise
Time = 200 ns
CH1 100mA CH2 100.0mV M20.0µs A CH1 80. 0mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD CURRENT
OUTPUT VOLTAGE
SW ITCH NODE
07932-030
Figure 30. Load Transient, VOUT = 3.3 V, 50 mA to 250 mA, Load Current Rise
Time = 200 ns
CH1 50.0mA CH2 100. 0mV M20.0µs A CH1 50. 0mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD CURRENT
OUTPUT VOLTAGE
SW ITCH NODE
07932-031
Figure 31. Load Transient, VOUT = 3.3 V,10 mA to 110 mA, Load Current Rise
Time = 200 ns
CH1 200.0mA CH2 50.0mV M20.0µs A CH1 376mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD CURRENT
OUTPUT VOLTAGE
SW ITCH NODE
07932-032
Figure 32. Load Transient, VOUT = 1.2 V, 200 mA to 600 mA, Load Current Rise
Time = 200 ns
CH1 100.0mA CH2 50.0mV M20.0µs A CH1 154mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD CURRENT
OUTPUT VOLTAGE
SW ITCH NODE
07932-033
Figure 33. Load Transient, VOUT = 1.2 V, 50 mA to 250 mA, Load Current Rise
Time = 200 ns
ADP2140 Data Sheet
Rev. A | Page 12 of 32
VIN1 = 4 V, V OUT = 1.8 V, IOUT = 10 mA, CIN = COUT = 10 µ F, T A = 25°C, unless otherwise noted.
CH1 50.0mA CH2 50. 0mV M20.0µs A CH1 48.0mA
T 10.40%CH3 5.00V
1
2
3
T
LOAD CURRENT
OUTPUT VOLTAGE
SW ITCH NODE
07932-034
Figure 34. Load Transient, VOUT = 1.2 V,10 mA to 110 mA, Load Current Rise
Time = 200 ns
CH1 500mA CH2 1.00V
CH4 5.00V M100µs A CH4 2.70V
T 10.40%CH3 5.00V
1
2
3
4
T
INDUCTOR CURRE NT
OUTPUT VOLTAGE
SW ITCH NODE
ENABL E 1
07932-035
Figure 35. Startup, VOUT = 1.8 V, 10 mA
CH1 500mA CH2 1.00V
CH4 5.00V M40.0µs A CH4 2. 70V
T 10.40%CH3 5.00V
1
2
3
4
T
INDUCTOR CURRE NT
OUTPUT VOLTAGE
SW ITCH NODE
ENABL E 1
07932-036
Figure 36. Startup, VOUT = 1.8 V, 600 mA
CH1 500mA CH2 2.00V
CH4 5.00V M40.0µs A CH4 2. 70V
T 10.40%
CH3 5.00V
1
2
3
4
T
INDUCTOR CURRE NT
OUTPUT VOLTAGE
SW ITCH NODE
ENABL E 1
07932-037
Figure 37. Startup, VOUT = 3.3 V, 10 mA
CH1 500mA CH2 2.00V
CH4 5.00V M40.0µs A CH4 2. 70V
T 10.40%CH3 5.00V
1
2
3
4
T
INDUCTOR CURRE NT
OUTPUT VOLTAGE
SW ITCH NODE
ENABL E 1
07932-100
Figure 38. Startup, VOUT = 3.3 V, 600 mA
CH1 200mA CH2 1.00V
CH4 5.00V M100µs A CH4 2.30V
T 10.40%CH3 5.00V
1
2
3
4
T
INDUCTOR CURRE NT
OUTPUT VOLTAGE
SW ITCH NODE
ENABL E 1
07932-039
Figure 39. Startup, VOUT = 1.2 V, 10 mA
Data Sheet ADP2140
Rev. A | Page 13 of 32
VIN1 = 4 V, V OUT = 1.8 V, IOUT = 10 mA, CIN = COUT = 10 µF, TA = 25°C, unless otherwise noted.
CH1 500mA CH2 1.00V
CH4 5.00V M40.0µs A CH4 2. 30V
T 10.00%CH3 5.00V
1
2
3
4
T
OUTPUT VOLTAGE
SW ITCH NODE
INDUCTOR CURRE NT
ENABL E 1
07932-040
Figure 40. Startup, VOUT = 1.2 V, 600 mA
CH1 1.00V CH2 1.00V
CH4 5.00V M2.00ms A CH4 2.30V
T 10.00%
CH3 5.00V
1
2
3
4
T
LDO OUTPUT
PG SIGNAL
BUCK OUTPUT
ENABL E 1
07932-041
Figure 41. Startup, Autosequence Mode, VOUT = 1.8 V, VOUT2 = 1.2 V
ADP2140 Data Sheet
Rev. A | Page 14 of 32
LDO OUTPUT
VIN1 = 5 V, VIN2 = 2.3 V, V OUT2 = 1.8 V, I OUT2 = 10 mA, CIN2 = COUT2 = 1 µF, TA = 25°C, unless otherwise noted.
1.83
1.77
1.78
1.79
1.80
1.81
1.82
–40 1258525–5
OUTPUT VOLTAGE (V)
JUNCTION TEM P E RATURE (°C)
LOAD CURRENT = 1mA
LOAD CURRENT = 5mA
LOAD CURRENT = 10mA
LOAD CURRENT = 50mA
LOAD CURRENT = 100mA
LOAD CURRENT = 300mA
07932-242
Figure 42. Output Voltage vs. Junction Temperature, Different Loads
1.820
1.815
1.810
1.805
1.800
1.795
1.790
1.785
1.780 110 100 1000
OUTPUT VOLTAGE (V)
LOAD CURRENT ( mA)
07932-243
Figure 43. Output Voltage vs. Load Current
2.2 2.6 3.0 3.4 3.8 4.2 4.6 5.0 5.4
OUTPUT VOLTAGE (V)
INPUT VOLTAGE (V)
LOAD CURRENT = 1mA
LOAD CURRENT = 5mA
LOAD CURRENT = 10mA
LOAD CURRENT = 50mA
LOAD CURRENT = 100mA
LOAD CURRENT = 300mA
1.820
1.815
1.810
1.805
1.800
1.795
1.790
1.785
1.780
07932-244
Figure 44. Output Voltage vs. Input Voltage, Different Loads
180
160
140
120
100
80
60
40
20
0–40 1258525
–5
GROUND CURRENT ( µA)
JUNCTION TEM P E RATURE (°C)
LOAD CURRENT = 1mA
LOAD CURRENT = 5mA
LOAD CURRENT = 10mA
LOAD CURRENT = 50mA
LOAD CURRENT = 100mA
LOAD CURRENT = 300mA
07932-245
Figure 45. Ground Current vs. Junction Temperature, Different Loads
160
140
120
100
80
60
40
20
0110 100 1000
GROUND CURRENT ( µA)
LOAD CURRENT ( mA)
07932-246
Figure 46. Ground Current vs. Load Current
2.2 2.6 3.0 3.4 3.8 4.2 4.6 5.0 5.4
INPUT VOLTAGE (V)
LOAD CURRENT = 1mA
LOAD CURRENT = 5mA
LOAD CURRENT = 10mA
LOAD CURRENT = 50mA
LOAD CURRENT = 100mA
LOAD CURRENT = 300mA
160
140
120
100
80
60
40
20
0
GROUND CURRENT ( µA)
07932-247
Figure 47. Ground Current vs. Input Voltage, Different Loads
Data Sheet ADP2140
Rev. A | Page 15 of 32
VIN1 = 5 V, V IN2 = 2.3 V, VOUT2 = 1.8 V, IOUT2 = 10 mA, CIN2 = COUT2 = 1 µF, T A = 25°C, unless otherwise noted.
1.0
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
–50 –25 025 50 75 100 125
SHUT DOWN CURRE NT (µ A)
TEMPERATURE (°C)
2.2V
2.6V
3.4V
3.8V
4.6V
5.5V
07932-048
Figure 48. Shutdown Current vs. Temperature at Various Input Voltages
150
125
100
75
50
25
0110 100 1000
DROPOUT VOLTAGE (mV)
LOAD CURRENT ( mA)
07932-249
Figure 49. Dropout Voltage vs. Load Current
1.85
1.80
1.75
1.70
1.65
1.60
1.55
1.50
1.45
1.60 2.001.95
1.901.851.801.751.701.65
OUTPUT VOLTAGE (V)
INPUT VOLTAGE (V)
VDROP = 1mA
VDROP = 5mA
V
DROP
= 10mA
V
DROP
= 50mA
V
DROP
= 100mA
V
DROP
= 300mA
07932-250
Figure 50. Output Voltage vs. Input Voltage (in Dropout)
200
180
160
140
120
100
80
60
40
20
0
1.6 1.7 1.8 1.9 2.0
GROUND CURRENT ( µA)
INPUT VOLTAGE (V)
IGND = 1mA
IGND = 5mA
IGND = 10mA
IGND = 50mA
I
GND
= 100mA
I
GND
= 300mA
07932-251
Figure 51. Ground Current vs. Input Voltage (in Dropout)
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10010 100 1k 10k 100k 1M 10M
PSRR ( dB)
FRE QUENCY ( Hz )
300mA
100mA
10mA
1mA
07932-252
Figure 52. Power Supply Rejection Ratio vs. Frequency VOUT2 = 1.2 V, VIN1 = 5 V,
VIN2 = 2.2 V
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10010 100 1k 10k 100k 1M 10M
PSRR ( dB)
FRE QUENCY ( Hz )
300mA
200mA
100mA
10mA
1mA
07932-253
Figure 53. Power Supply Rejection Ratio vs. Frequency VOUT2 = 1.2 V, VIN1 = 5 V,
VIN2 = 1.7 V
ADP2140 Data Sheet
Rev. A | Page 16 of 32
VIN1 = 5 V, V IN2 = 2.3 V, VOUT2 = 1.8 V, IOUT2 = 10 mA, CIN2 = COUT2 = 1 µF, T A = 25°C, unless otherwise noted.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10010 100 1k 10k 100k 1M 10M
PSRR ( dB)
FRE QUENCY ( Hz )
300mA
100mA
10mA
1mA
07932-254
Figure 54. Power Supply Rejection Ratio vs. Frequency, VOUT2 = 3.3 V,
VIN1 = 5 V, VIN2 = 4.3 V
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10010 100 1k 10k 100k 1M 10M
PSRR ( dB)
FRE QUENCY ( Hz )
300mA
100mA
10mA
1mA
07932-255
Figure 55. Power Supply Rejection Ratio vs. Frequency, VOUT2 = 1.8 V,
VIN1 = 5 V, VIN2 = 2.8 V
10
0.01
0.1
1
10 100 1k 10k 100k
(µV/ Hz)
FRE QUENCY ( Hz )
1.2V
1.8V
2.5V
3.3V
07932-055
Figure 56. Output Noise Spectrum, VIN2 = 5 V, Load Current = 10 mA
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10010 100 1k 10k 100k 1M 10M
PSRR ( dB)
FRE QUENCY ( Hz )
300mA
200mA
100mA
10mA
1mA
07932-256
Figure 57. Power Supply Rejection Ratio vs. Frequency, VOUT2 = 3.3 V,
VIN1 = 5 V, VIN2 = 3.8 V
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10010 100 1k 10k 100k 1M 10M
PSRR ( dB)
FRE QUENCY ( Hz )
300mA
200mA
100mA
10mA
1mA
07932-257
Figure 58. Power Supply Rejection Ratio vs. Frequency VOUT2 = 1.8 V,
VIN1 = 5 V, VIN2 = 2.3 V
100
90
80
70
60
50
40
30
20
10
0
100n 1µ 10µ 100µ 1m 10m 1100m
NOISE ( µV rms)
LOAD CURRENT ( A)
1.2V
1.8V
2.5V
3.3V
07932-261
Figure 59. Output Noise vs. Load Current and Output Voltage
VIN2 = 5 V
Data Sheet ADP2140
Rev. A | Page 17 of 32
VIN1 = 5 V, V IN2 = 2.3 V, VOUT2 = 1.8 V, IOUT2 = 10 mA, CIN2 = COUT2 = 1 µF, T A = 25°C, unless otherwise noted.
CH1 100mA CH2 100mV M40.0µs A CH1 68mA
T 10.40%
1
2
T
07932-259
LOAD CURRENT
V
OUT2
Figure 60. Load Transient Response, VIN2 = 4 V, VOUT2 = 1.2 V,
1 mA to 300 mA, Load Current Rise Time = 200 ns
CH1 100mA CH2 100mV M40.0µs A CH1 68mA
T 10.40%
1
2
T
07932-260
LOAD CURRENT
V
OUT2
Figure 61. Load Transient Response, VIN2 = 4 V, VOUT2 = 1.8 V,
1 mA to 300 mA, Load Current Rise Time = 200 ns
CH1 100mA CH2 100mV M40.0µs A CH1 68mA
T 10.40%
1
2
T
07932-262
LOAD CURRENT
V
OUT2
Figure 62. Load Transient Response, VIN2 = 4 V, VOUT2 = 3.3 V,
1 mA to 300 mA, Load Current Rise Time = 200 ns
CH1 1.00V CH2 5.00mV M2.00µs A CH4 12mV
T 10.20%
1
2
T
07932-263
V
IN2
V
OUT2
Figure 63. Line Transient Response, VOUT2 = 1.8 V, Load Current = 1 mA,
VIN2 = 4 V to 5 V, 1 μs Rise Time
CH1 1.00V CH2 5.00mV M2.00µs A CH4 12mV
T 10.20%
1
2
T
07932-264
V
OUT2
V
IN2
Figure 64. Line Transient Response, VOUT2 = 1.2 V, Load Current = 1 mA,
VIN2 = 4 V to 5 V, 1 μs Rise Time
CH1 1.00V CH2 5.00mV M2.00µs A CH4 12mV
T 10.20%
1
2
T
07932-265
V
OUT2
V
IN2
Figure 65. Line Transient Response, VOUT2 = 3.3 V, Load Current = 1 mA,
VIN2 = 4 V to 5 V, 1 μs Rise Time
ADP2140 Data Sheet
Rev. A | Page 18 of 32
VIN1 = 5 V, V IN2 = 2.3 V, VOUT2 = 1.8 V, IOUT2 = 10 mA, CIN2 = COUT2 = 1 µF, T A = 25°C, unless otherwise noted.
CH1 1.00V CH2 5.00mV M2.00µs A CH4 12mV
T 10.20%
1
2
T
07932-266
V
OUT2
V
IN2
Figure 66. Line Transient Response, VOUT2 = 1.8 V, Load Current = 300 mA,
VIN2 = 4 V to 5 V, 1 μs Rise Time
CH1 1.00V CH2 5.00mV M2.00µs A CH4 12mV
T 10.20%
1
2
T
07932-267
V
OUT2
V
IN2
Figure 67. Line Transient Response, VOUT2 = 1.2 V, Load Current = 300 mA,
VIN2 = 4 V to 5 V, 1 μs Rise Time
CH1 1.00V CH2 5.00mV M2.00µs A CH4 12mV
T 10.20%
1
2
T
07932-268
V
OUT2
V
IN2
Figure 68. Line Transient Response, VOUT2 = 3.3 V, Load Current = 300 mA,
VIN2 = 4 V to 5 V, 1 μs Rise Time
Data Sheet ADP2140
Rev. A | Page 19 of 32
THEORY OF OPERATION
PWM/
PSM
CONTROL
ENABLE/
SEQUENCING
Gm E RROR
AMP
SOFT
START
REFERENCE
0.5V 3MHz
OSCILLATOR
CURRENT
LIMIT
POWER
GOOD
THERMAL
SHUTDOWN
R1
R2
FB
VIN2
AGND
EN1
EN2
UVLO VIN1
SW
PGND
PG
EPAD
CURRENT
SENSE AMP
ZERO-CROSS
COMPARATOR
FB
DRIVER
AND
ANTISHOOT
THROUGH
07932-068
Figure 69. Internal Block Diagram
BUCK SECTION
The ADP2140 contains a step-down dc-to-dc converter that
uses a fixed frequency, high speed current-mode architecture. The
high 3 MHz switching frequency and tiny 10-lead, 3 mm × 3 mm
LFCSP package allow for a small step-down dc-to-dc converter
solution.
The ADP2140 operates with an input voltage from 2.3 V to 5.5 V.
Output voltage options are 1 . 0 V, 1.1 V, 1.2 V, 1.5 V, 1.8 V, 1.875 V,
2.5 V, and 3.3 V.
CONTROL SCHEME
The ADP2140 operates with a fixed frequency, current-mode
PWM control architecture at medium to high loads for high
efficiency, but shifts to a variable frequency control scheme at
light loads for lower quiescent current. When operating in fixed
frequency PWM mode, the duty cycle of the integrated switches
adjust to regulate the output voltage, but when operating in power
saving mode (PSM) at light loads, the switching frequency adjusts
to regulate the output voltage.
The ADP2140 operates in the PWM mode only when the load
current is greater than the pulse skipping threshold current. At
load currents below this value, the converter smoothly transitions
to the PSM mode of operation.
PWM OPERATION
In PWM mode, the ADP2140 operates at a fixed frequency of
3 MHz set by an internal oscillator. At the start of each oscillator
cycle, the P-channel MOSFET switch is turned on, putting a
positive voltage across the inductor. Current in the inductor
increases until the current sense signal crosses the peak inductor
current level that turns off the P-channel MOSFET switch and
turns on the N-channel MOSFET synchronous rectifier. This
puts a negative voltage across the inductor, causing the inductor
current to decrease. The synchronous rectifier stays on for the
remainder of the cycle, unless the inductor current reaches zero,
which causes the zero-crossing comparator to turn off the
N-channel MOSFET.
PSM OPERATION
The ADP2140 has a smooth transition to the variable frequency
PSM mode of operation when the load current decreases below
the pulse skipping threshold current, switching only as necessary to
maintain the output voltage within regulation. When the output
voltage dips below regulation, the ADP2140 enters PWM mode
for a few oscillator cycles to increase the output voltage back to
regulation. During the wait time between bursts, both power
switches are off, and the output capacitor supplies the entire
load current. Because the output voltage occasionally dips and
recovers, the output voltage ripple in this mode is larger than the
ripple in the PWM mode of operation.
PULSE SKIPPING THRESHOLD
The output current at which the ADP2140 transitions from
variable frequency PSM control to fixed frequency PWM control
is called the pulse skipping threshold. The pulse skipping threshold
has been optimized for excellent efficiency over all load currents.
ADP2140 Data Sheet
Rev. A | Page 20 of 32
SELECTED FEATURES
SHORT-CIRCUIT PROTECTION
The ADP2140 includes frequency foldback to prevent output
current runaway on a hard short. When the voltage at the feed-
back pin falls below 50% of the nominal output voltage, indicating
the possibility of a hard short at the output, the switching frequency
is reduced to 1/2 of the internal oscillator frequency. The reduc-
tion in the switching frequency gives more time for the inductor
to discharge, preventing a runaway of output current.
UNDERVOLTAGE LOCKOUT
To protect against battery discharge, undervoltage lockout
circuitry is integrated on the ADP2140. If the input voltage
drops below the 2.15 V UVLO threshold, the ADP2140 shuts
down and both the power switch and synchronous rectifier turn
off. When the voltage rises again above the UVLO threshold,
the soft start period initiates and the part is enabled.
THERMAL PROTECTION
In the event that the ADP2140 junction temperatures rises above
150°C, the thermal shutdown circuit turns off the converter.
Extreme junction temperatures can be the result of high current
operation, poor circuit board design, and/or high ambient tem-
perature. A 20°C hysteresis is included; thus, when thermal
shutdown occurs, the ADP2140 does not return to operation
until the on-chip temperature drops below 130°C. When
emerging from a thermal shutdown, soft start initiates.
SOFT START
The ADP2140 has an internal soft start function that ramps the
output voltage in a controlled manner upon startup, thereby
limiting the inrush current. This prevents possible input voltage
drops when a battery or a high impedance power source is con-
nected to the input of the converter.
CURRENT LIMIT
The ADP2140 has protection circuitry to limit the direction and
amount of current to 1000 mA flowing through the power switch
and synchronous rectifier. The positive current limit on the power
switch limits the amount of current that can flow from the input
to the output, and the negative current limit on the synchronous
rectifier prevents the inductor current from reversing direction
and flowing out of the load.
The ADP2140 also provides a negative current limit to prevent
an excessive reverse inductor current when the switching section
sinks current from the load in forced continuous conduction
mode. Under negative current limit conditions, both the high-
side and low-side switches are disabled.
POWER-GOOD PIN
The ADP2140 has a dedicated pin (PG) to signal the state of the
monitored output voltages. The voltage monitor circuit has an
active high, open-drain output requiring an external pull-up
resistor typically supplied from the I/O supply rail, as shown
in . The voltage monitor circuit has a small amount
of hysteresis and is deglitched to ensure that noise or external
perturbations do not trigger the PG line.
LDO SECTION
The ADP2140 low dropout linear regulator uses an advanced
proprietary architecture to achieve low quiescent current, and
high efficiency regulation. It also provides high power supply
rejection ratio (PSRR), low output noise, and excellent line and
load transient response with just a small 1 μF ceramic output capa-
citor. The wide input voltage range of 1.65 V to 5.5 V allows it to
operate from either the input or output of the buck. Supply current
in shutdown mode is typically 0.3 µA.
Internally, the LDO consists of a reference, an error amplifier, a
feedback voltage divider, and a pass device. The output current
is delivered via the pass device, which is controlled by the error
amplifier, forming a negative feedback system ideally driving
the feedback voltage to be equal to the reference voltage. If the
feedback voltage is lower than the reference voltage, the negative
feedback drives more current, increasing the output voltage. If
the feedback voltage is higher than the reference voltage, the
negative feedback drives less current, decreasing the output
voltage. The positive supply for all circuitry, except the pass
device, is the VIN1 pin.
The LDO has an internal soft start that limits the output voltage
ramp period to approximately 130 µs.
The LDO is available in 0.8 V, 1.0 V, 1.1 V, 1.2 V, 1.3 V, 1.5 V, 2.5 V,
2.8 V, 3.0 V, and 3.3 V output voltage options.
Data Sheet ADP2140
Rev. A | Page 21 of 32
APPLICATIONS INFORMATION
POWER SEQUENCING
The ADP2140 has a flexible power sequencing system
supporting two distinct activation modes:
Individual activation control is where EN1 controls only
the buck regulator and EN2 controls only the LDO. A high
level on Pin EN1 turns on the buck and a high level on
Pin EN2 turns on the LDO. A logic low level turns off the
respective regulator.
Autosequencing is where the two regulators turn on in a
specified order and delay after a low-to-high transition on
the EN1 pin.
Select the activation mode (individual or autosequence) by
decoding the state of Pin EN2. The individual activation mode
is selected when the EN2 pin is driven externally or hardwired
to a voltage level (VIN1 or PGND). The autosequencing mode
is selected when the EN2 pin remains unconnected (floating).
To minimize quiescent current consumption, the mode selection
executes one time only during the rising edge of VIN1. The
detection circuit then activates for the time needed to assess the
EN2 state, after which time the circuit is disabled until VIN1 falls
below 0.5 V.
When EN2 is unconnected, the internal control circuit provides
a termination resistance to ground. The 100 kΩ termination
resistance is low enough to guarantee insensitivity to noise and
transients. The termination resistor is disabled in the event that
the EN2 pin is driven externally to a logic level high (individual
activation mode assumed) to reduce the quiescent current con-
sumption.
When the autosequencing mode is selected, the EN1 pin is used to
start the on/off sequence of the regulators. A logic high sequences
the regulators on whereas a logic low sequences the regulators
off. The regulator activation order is associated with the voltage
selected for the buck regulator and the LDO.
When the turn on or turn off autosequence starts, the start-up
delay between the first and the second regulator is fixed to 5 ms
in PWM mode (tREG12, as shown in Figure 71 and Figure 72).
When the application requires activating and deactivating the
regulators at the same time, use the individual activation mode,
which connects the EN1 and EN2 pins together, as shown in
Figure 75.
Table 6. Power Sequencing Modes
EN21 EN1 Description
0 0 Individual mode: both regulators are off.
0 1 Individual mode: buck regulator is on.
1 0 Individual mode: LDO regulator is on.
1 1 Individual mode: both regulators are on.
NC Rising edge
Autosequence: Buck regulator turns on,
then the LDO regulator turns on. The LDO
voltage is less than the buck voltage.
NC Rising edge
Autosequence: LDO regulator turns on,
then the buck regulator turns on. The LDO
voltage is greater than the buck voltage.
NC Rising edge
Autosequence: If the buck voltage is 1.875 V,
then the LDO regulator always turns on first.
NC Falling edge
Autosequence: The LDO and buck regula-
tors turn off at the same time.
1 NC means not connected.
Figure 70 to Figure 75 use the following symbols, as described in
Tabl e 7.
Table 7. Timing Symbols
Symbol Description
Typical
Value
tSTART Time needed for the internal circuitry
to activate the first regulator
60 μs
tSS Regulator soft start time 330 μs
tRESET Time delay from power-good
condition to the release of PG
5 ms
tREG12 Delay time between buck and LDO
activation
5 ms
EN1
V
BUCK
EN2
V
LDO
PG
92% V
BUCK
92% V
LDO
85% V
LDO
t
SS
t
RESET
t
SS
TIME
V
0
7932-069
Figure 70. Individual Activation Mode
ADP2140 Data Sheet
Rev. A | Page 22 of 32
EN1
V
BUCK
EN2 = UNCO NNECTED
V
LDO
PG
92% V
BUCK
85% V
LDO
92% V
LDO
t
SS
t
SS
t
START
t
RESET
t
REG12
TIME
V
07932-111
Figure 71. Autosequencing Mode, Buck First Then LDO
0
7932-112
EN1
V
BUCK
V
LDO
PG
85% V
BUCK
t
SS
t
REG12
TIME
V
EN2 = UNCO NNECTED
t
START
92% V
LDO
92% V
BUCK
t
SS
t
RESET
Figure 72. Autosequencing Mode, LDO First Then Buck
The PG responds to the last activated regulator. As described in
the Power Sequencing section, the regulator order in the auto-
sequencing mode is defined by the voltage option combination.
Therefore, if the sequence is buck first, the LDO and the PG
signal are active low for tRESET after VLDO reaches 92% of the rated
output voltage, at which time PG goes high and remains high
for as long as VLDO is above 86% of the rated output voltage.
When the sequencing is LDO first then buck, VBUCK controls
PG. This control scheme also applies when the individual
activation mode is selected.
As soon as either regulator output voltage drops below 86% of
the respective nominal level, the PG pin is forced low.
EN2
EN1
V
BUCK
V
LDO
PG
92% V
LDO
t
RESET
t
RESET
92% V
BUCK
85% V
BUCK
95%
V
BUCK
85%
V
BUCK
85% V
LDO
0
7932-072
Figure 73. Individual Activation Mode, Both Regulators Sensed
EN2
EN1
V
BUCK
V
LDO
PG
92% V
LDO
t
RESET
92% V
BUCK
85% V
BUCK
85% V
LDO
07932-073
Figure 74. Individual Activation Mode, One Regulator Only (Buck) Sensed
t
RESET
92% VBUCK
92% VLDO
85% VBUCK
85% VLDO
EN1
EN2
PG
VLDO
VBUCK
0
7932-075
Figure 75. Individual Activation Mode, No Activation/Deactivation Delay
Between Regulators, EN1 and EN2 Pins Tied Together
CH1 500mV CH2 500mV M1.00ms A CH3 1. 16V
T 10.00%CH3 2.00V
1
2
3
T
LDO OUTPUT
BUCK OUTP UT
EN1
07932-101
Figure 76. Autosequence Mode Turn On Behavior, Buck Voltage = 1.8 V,
LDO Voltage = 1.2 V, Buck Load = 500 mA, LDO Load = 100 mA
CH1 500mV CH2 500mV M40.0µ s A CH3 1.16V
T 10.00%CH3 2.0 0V
1
2
3
T
LDO OUTPUT
BUCK OUTP UT
EN1
07932-102
Figure 77. Autosequence Mode Turn On Behavior, Buck Voltage = 1.8 V,
LDO Voltage = 1.2 V, Buck Load = 500 mA, LDO Load = 100 mA
Data Sheet ADP2140
Rev. A | Page 23 of 32
CH1 500mV CH2 500mV M40.0µs A CH3 1.16V
T 10.00%CH3 2.00V
1
2
3
T
LDO OUTPUT
BUCK OUTPUT
EN1
07932-103
Figure 78. Autosequence Mode Turn On Behavior, Buck Voltage = 1.8 V,
LDO Voltage = 1.2 V, Buck Load = 500 mA, LDO Load = 100 mA
CH1 1.00V CH2 1.00V M100ms A CH3 3.04V
CH3 2.00V
1
2
3
LDO OUTPUT
BUCK OUTPUT
EN1
07932-104
Figure 79. Autosequence Mode Turn On Behavior, Buck Voltage =1.8 V,
LDO Voltage = 1.2 V, Buck Load = 1 mA, LDO Load = 100 mA
CH1 500mV CH2 1. 00V M2.00ms A CH3 2.04V
T 10.00%CH3 2.00V
1
2
3
T
LDO OUTPUT
BUCK OUTPUT
EN1
07932-105
Figure 80. Autosequence Mode Turn On Behavior, Buck Voltage = 1.0 V,
LDO Voltage = 3.3 V, Buck Load = 500 mA, LDO Load = 100 mA
CH1 500mV CH2 1. 00V M40.0µs A CH3 2. 04V
T 10.00%CH3 2.00V
1
2
3
T
BUCK OUTPUT
EN1
07932-106
LDO OUTPUT
Figure 81. Autosequence Mode Turn On Behavior, Buck Voltage = 1.0 V,
LDO Voltage = 3.3 V, Buck Load = 500 mA, LDO Load = 100 mA
(Expanded Version of Figure 80)
CH1 500mV CH2 1. 00V M40.0µs A CH3 2. 04V
T 10.00%CH3 2.00V
1
2
3
T
BUCK OUTPUT
EN1
07932-107
LDO OUTPUT
Figure 82. Autosequence Mode Turn Off Behavior, Buck Voltage = 1.0 V,
LDO Voltage = 3.3 V, Buck Load = 500 mA, LDO Load = 100 mA
CH1 500mV CH2 1. 00V M2.00ms A CH3 3.04V
T 10.00%
CH3 2.00V
1
2
3
T
BUCK OUTPUT
EN1
07932-108
LDO OUTPUT
Figure 83. Autosequence Mode Turn On Behavior, Buck Voltage = 1.0 V,
LDO Voltage = 3.3 V, Buck Load = 1 mA, LDO Load = 100 mA
ADP2140 Data Sheet
Rev. A | Page 24 of 32
CH1 500mV CH2 500mV M40.0µs A CH3 1.16V
T 10.00%CH3 2.00V
1
2
3
T
LDO OUTPUT
BUCK OUTPUT
EN1
07932-109
Figure 84. Individual Activation Mode, EN1 and EN2 Pins Tied Together
POWER-GOOD FUNCTION
The ADP2140 power-good (PG) pin indicates the state of the
monitored output voltages. The PG function is the logical AND
of the state of both outputs. The PG function is an active high,
open-drain output, requiring an external pull-up resistor typically
supplied from the I/O supply rail, as shown in . When the sensed
output voltages are below 92% of their nominal value, the PG pin is
held low. When the sensed output voltages rise above 92% of
the nominal levels, the PG line is pulled high after tRESET. The
PG pin remains high as long as the sensed output voltages are
above 86% of the nominal output voltage levels.
The typical PG delay when the buck is in PWM mode is 5 ms.
When the part is in PSM mode, the PG delay is load dependent
because the internal clock is disabled to reduce quiescent current
during the sleep stage. PG delay varies from hundreds of micro-
seconds at 10 mA, up to seconds at current loads of less than 10 μA.
CH1 2.00V CH2 2.00V
CH4 2.00V M2.00ms A CH1 2.20V
T 10.20%CH3 2.00V
1
2
3
4
T
EN1
BUCK
LDO
PG
07932-285
Figure 85. Typical PG Timing
EXTERNAL COMPONENT SELECTION
The external component selection for the ADP2140 application
circuit that is shown in Table 8, Table 9, and Figure 86 is dependent
on input voltage, output voltage, and load current requirements.
Additionally, trade-offs between performance parameters such
as efficiency and transient response can be made by varying the
choice of external components.
SELECTING THE INDUCTOR
The high frequency switching of the ADP2140 allows the selection
of small chip inductors. The inductor value affects the transi-
tion between CFM to PSM, efficiency, output ripple, and current
limit values. Use the following equation to calculate the inductor
ripple current:
LfV
VVV
I
sw
IN
OUT
IN
OUT
L××
−×
=)(
Δ
where:
fSW is the switching frequency (3 MHz typical).
L is the inductor value.
The dc resistance (DCR) value of the selected inductor affects
efficiency, but a decrease in this value typically means an increase
in root mean square (rms) losses in the core and skin. As a
minimum requirement, the dc current rating of the inductor
should be equal to the maximum load current plus half of the
inductor current ripple, as shown by the following equation:
)
2
Δ
(
)(
L
MAXLOAD
PK
I
II +=
OUTPUT CAPACITOR
Output capacitance is required to minimize the voltage over-
shoot and ripple present on the output. Capacitors with low
equivalent series resistance (ESR) values produce the lowest
output ripple; therefore, use capacitors such as the X5R dielectric.
Do not use the Y5V and Z5U capacitors; they are not suitable
for this application because of their large variation in capacitance
over temperature and dc bias voltage. Because ESR is important,
select the capacitor using the following equation:
L
RIPPLE
COUT I
V
ESR Δ
≤
where:
ESRCOUT is the ESR of the chosen capacitor.
VRIPPLE is the peak-to-peak output voltage ripple.
Use the following equations to determine the output
capacitance:
RIPPLE
SW
IN
OUT
VLfπ
V
C×××
≥
2)2(
OUT
SW
L
OUT Vf
I
CΔ8
Δ
××
≥
Increasing the output capacitor has no effect on stability and
increasing the output capacitance may further reduce output
ripple and enhance load transient response. When choosing this
value, it is also important to account for the loss of capacitance
due to output voltage dc bias.
INPUT CAPACITOR
Input capacitance is required to reduce input voltage ripple; there-
fore, place the input capacitor as close as possible to the VINx
pins. As with the output capacitor, a low ESR X7R- or X5R-type
Data Sheet ADP2140
Rev. A | Page 25 of 32
capacitor is recommended to help minimize the input voltage
ripple. Use the following equation to determine the minimum
input capacitance:
IN
OUT
IN
OUT
MAXLOAD
CIN V
VVV
II )(
)(
EFFICIENCY
Efficiency is defined as the ratio of output power to input power.
The high efficiency of the ADP2140 has two distinct advantages.
First, only a small amount of power is lost in the dc-to-dc con-
verter package, which in turn, reduces thermal constraints. In
addition, high efficiency delivers the maximum output power
for the given input power, thereby extending battery life in
portable applications.
Power Switch Conduction Losses
Power switch dc conduction losses are caused by the flow of
output current through the P-channel power switch and the
N-channel synchronous rectifier, which have internal resis-
tances (RDS(ON)) associated with them. The amount of power
loss can be approximated by
2
_)(_)(
_
))1((
OUT
NONDSPONDS
CONDSW
IDRDRP
where
IN
OUT
V
V
D
The internal resistance of the power switches increases with
temperature but decreases with higher input voltage.
Inductor Losses
Inductor conduction losses are caused by the flow of current
through the inductor, which has an internal resistance (DCR)
associated with it. Larger size inductors have smaller DCR,
which can decrease inductor conduction losses. Inductor core
losses relate to the magnetic permeability of the core material.
Because the ADP2140 is a high switching frequency dc-to-dc
converter, shielded ferrite core material is recommended for its
low core losses and low EMI.
To estimate the total amount of power lost in the inductor, use
the following equation:
PL = DCR × IOUT2 + Core Losses
Switching Losses
Switching losses are associated with the current drawn by the
driver to turn on and turn off the power devices at the switching
frequency. Each time a power device gate is turned on and
turned off, the driver transfers a charge, ΔQ, from the input
supply to the gate, and then from the gate to ground.
Estimate switching losses using the following equation:
PSW = (CGATE_P + CGATE_N) × VIN2 × fSW
where:
CGATE_P is the gate capacitance of the internal high-side switch.
CGATE_N is the gate capacitance of the internal low-side switch.
fSW is the switching frequency.
Transition Losses
Transition losses occur because the P-channel switch cannot
turn on or turn off instantaneously. In the middle of an SW
node transition, the power switch provides all of the inductor
current. The source-to-drain voltage of the power switch is half
the input voltage, resulting in power loss. Transition losses
increase with both load current and input voltage and occur
twice for each switching cycle.
Use the following equation to estimate transition losses:
PTRAN = VIN/2 × IOUT × (tr + tf) × fSW
where:
tr is the rise time of the SW node.
tf is the fall time of the SW node.
RECOMMENDED BUCK EXTERNAL COMPONENTS
The recommended buck external components for use with the
ADP2140 are listed in Table 8 (inductors) and Table 9 (capacitors).
VIN1 PGND
PG SW
EN1 AGND
EN2
PG
EN1
EN2 FB
VOUT2
10
9
8
7
6
VIN2
1
2
3
4
5
ADP2140
100kΩ
+
CIN
10µF
+
COUT2
1µF
+COUT
10µF
V
IN1
= 3.6
V
V
OUT2
= 1.8V
1µH V
OUT
= 1.2
V
07932-076
Figure 86. Typical Application Circuit with LDO Connected to Input Voltage
Table 8. 1.0 μH Inductors
Vendor Model Case Size Dimensions ISAT (mA) DCR (mΩ)
Murata LQM21PN1R0MC0D 0805 2.0 mm × 1.25 mm × 0.5 mm 800 190
Murata LQM31PN1R0M00L 1206 3.2 mm × 1.6 mm × 0.95 mm 1200 120
Murata LQM2HPN1R0MJ0 1008 2.5 mm × 2.0 mm × 0.95 mm 1500 90
FDK MIPSA2520D1R0 2.5 mm × 2.0 mm × 1.0 mm 1200 90
Table 9. 10 μF Capacitors
Vendor Type Model Case Size Voltage Rating
Murata X5R GRM219R60J106 0805 6.3 V
Taiyo Yuden X5R JMK212BJ106 0805 6.3 V
TDK X5R C1608X5R0J106 0603 6.3 V
ADP2140 Data Sheet
Rev. A | Page 26 of 32
LDO CAPACITOR SELECTION
Output Capacitor
The ADP2140 LDO is designed for operation with small, space-
saving ceramic capacitors, but functions with most commonly
used capacitors as long as care is taken about the effective series
resistance (ESR) value. The ESR of the output capacitor affects
stability of the LDO control loop. A minimum of 0.70 µF capa-
citance with an ESR of 1 Ω or less is recommended to ensure
stability of the ADP2140. Transient response to changes in load
current is also affected by output capacitance. Using a larger
value of output capacitance improves the transient response of
the ADP2140 to large changes in load current. Figure 87 shows
the transient response for an output capacitance value of 1 µF.
CH1 100mA CH2 100mV M40.0µs A CH1 68mA
T 10.40%
1
2
T
07932-286
LOAD CURRENT
V
OUT2
Figure 87. Output Transient Response, VOUT2 = 1.8 V, COUT = 1 µF,
1 mA to 300 mA, Load Current Rise Time = 200 ns
Input Bypass Capacitor
Connecting a 1 µF capacitor from VIN to GND reduces the cir-
cuit sensitivity to the PCB layout, especially when long input
traces or high source impedance are encountered. If greater than
1 µF of output capacitance is required, increase the input
capacitor to match it.
Input and Output Capacitor Properties
Use any good quality ceramic capacitors with the ADP2140, as
long as they meet the minimum capacitance and maximum ESR
requirements. Ceramic capacitors are manufactured with a variety
of dielectrics, each with different behavior over temperature and
applied voltage. Capacitors must have a dielectric adequate to
ensure the minimum capacitance over the necessary temperature
range and dc bias conditions. X5R or X7R dielectrics with a voltage
rating of 6.3 V or 10 V are recommended for best performance.
Y5V and Z5U dielectrics are not recommended for use with any
LDO because of their poor temperature and dc bias characteristics.
Figure 88 depicts the capacitance vs. voltage bias characteristic
of a 0402 1 µF, 10 V, X5R capacitor. The voltage stability of a
capacitor is strongly influenced by the capacitor size and voltage
rating. In general, a capacitor in a larger package or higher voltage
rating exhibits better stability. The temperature variation of the
X5R dielectric is about ±15% over the −40°C to +85°C tempera-
ture range and is not a function of package or voltage rating.
1.2
1.0
0.8
0.6
0.4
0.2
00 2 4 6 8 10
VOLT AGE (V)
CAPACI TANCE (µF)
MURAT A P ART NUMBER:
GRM155R61A105KE15
07932-077
Figure 88. Capacitance vs. Voltage Characteristic
Use Equation 1 to determine the worst-case capacitance accounting
for capacitor variation over temperature, component tolerance, and
voltage.
CEFF = CBIAS × (1 − TEMPCO) × (1 − TOL) (1)
where:
CBIAS is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient.
TOL is the worst-case component tolerance.
In this example, the worst-case temperature coefficient
(TEMPCO) over −40°C to +85°C is assumed to be 15% for an
X5R dielectric. The tolerance of the capacitor (TOL) is assumed
to be 10%, and CBIAS is 0.94 μF at 1.8 V as shown in Figure 88.
Substituting these values in Equation 1 yields
CEFF = 0.94 μF × (1 − 0.15) × (1 − 0.1) = 0.719 μF
Therefore, the capacitor chosen in this example meets the
minimum capacitance requirement of the LDO over temper-
ature and tolerance at the chosen output voltage.
To guarantee the performance of the ADP2140, it is imperative
that the effects of dc bias, temperature, and tolerances on the
behavior of the capacitors are evaluated for each application.
LDO AS A POSTREGULATOR TO REDUCE BUCK
OUTPUT NOISE
The output of the buck regulator may not be suitable for many
noise sensitive applications because of its inherent switching
noise. This is particularly true when the buck is operating in
PSM mode because the switching noise may be in the audio
range. The ADP2140 LDO can greatly reduce the noise at the
output of the buck at high efficiency because of the load dropout
voltage of the LDO and the high PSRR of the LDO. Figure 89
and Figure 90 show the noise reduction that is possible when
the LDO is used as a post regulator.
Data Sheet ADP2140
Rev. A | Page 27 of 32
CH1 50.0mV CH2 10.0mV M40.0µs A CH1 –27.0mV
T 48.00%
1
2
T
BUCK OUTPUT V OL TAGE
LDO OUTPUT VOLTAGE
07932-066
Figure 89. LDO as a Postregulator (see Figure 2), VOUT = 1.8 V,
Load Current = 50 mA, VOUT2 = 1.2 V, Load Current = 50 mA
CH1 10.0mV CH2 10.0mV M2.00µs A CH1 800µV
T 48.00%
1
2
T
BUCK OUTPUT V OL TAGE
LDO OUTPUT VOLTAGE
07932-067
Figure 90. LDO as a Postregulator (see Figure 2), VOUT = 1.8 V,
Load Current = 500 mA, VOUT2 = 1.2 V, Load Current = 50 mA
ADP2140 Data Sheet
Rev. A | Page 28 of 32
THERMAL CONSIDERATIONS
In most applications, the ADP2140 does not dissipate much
heat due to its high efficiency. However, in applications with
high ambient temperature and high supply voltage-to-output
voltage differential, the heat dissipated in the package is large
enough that it can cause the junction temperature of the die to
exceed the maximum junction temperature of 125°C.
When the junction temperature exceeds 150°C, the converter
enters thermal shutdown. It recovers only after the junction
temperature has decreased below 130°C to prevent any permanent
damage. Therefore, thermal analysis for the chosen application
is very important to guarantee reliable performance over all
conditions. The junction temperature of the die is the sum of
the ambient temperature of the environment and the tempera-
ture rise of the package due to the power dissipation, as shown
in Equation 2.
To guarantee reliable operation, the junction temperature of the
ADP2140 must not exceed 125°C. To ensure the junction temper-
ature stays below this maximum value, the user needs to be aware
of the parameters that contribute to junction temperature changes.
These parameters include ambient temperature, power dissipa-
tion in the power device, and thermal resistances between the
junction and ambient air (θJA). The θJA number is dependent on
the package assembly compounds that are used and the amount of
copper used to solder the package GND pins to the PCB. Table 10
shows typical θJA values of the 10-lead, 3 mm × 3 mm LFCSP for
various PCB copper sizes.
Table 10. Typical θJA Values
Copper Size (mm2) θ
JA
(°C/W)
0
1
42.5
50 40.0
100 38.8
300 37.2
500 36.2
1 The device is soldered to minimum size pin traces.
The junction temperature of the ADP2140 can be calculated
from the following equation:
TJ = TA + (PD × θJA) (2)
where:
TA is the ambient temperature.
PD is the total power dissipation in the die, given by
PD = PLDO + PBUCK
where:
PLDO = [(VIN − VOUT) × ILOAD] + (VIN × IAGND) (3)
PBUCK = PSW + PTRAN + PSW_COND (4)
where:
ILOAD is the LDO load current.
IAGND is the analog ground current.
VIN and VOUT are the LDO input and output voltages,
respectively.
PSW, PTRAN, and PSW_COND are defined in the Efficiency section.
For a given ambient temperature and total power dissipation,
there exists a minimum copper size requirement for the PCB to
ensure the junction temperature does not rise above 125°C. The
following figures show junction temperature calculations for
different ambient temperatures, total power dissipation, and
areas of PCB copper.
145
135
125
115
105
95
85
75
65
55
45
35
25 00.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 2.25 2.50 2.75 3.00
JUNCTION TEM P E RATURE (°C)
TOTAL POWER DISSIPATION (W)
500mm
2
50mm
2
0mm
2
T
J M AX
07932-078
Figure 91. Junction Temperature vs. Power Dissipation, TA = 25°C
140
130
120
110
100
90
80
70
60
50 00.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 2.25 2.50
JUNCTION TEM P E RATURE (°C)
TOTAL POWER DISSIPATION (W)
500mm2
50mm2
0mm2
TJ M AX
07932-079
Figure 92. Junction Temperature vs. Power Dissipation, TA = 50°C
Data Sheet ADP2140
Rev. A | Page 29 of 32
145
135
125
115
105
95
85
75
65 00.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
JUNCTION TEM P E RATURE (°C)
TOTAL POWER DISSIPATION (W)
500mm2
50mm2
0mm2
TJ M AX
07932-080
Figure 93. Junction Temperature vs. Power Dissipation, TA = 65°C
135
125
115
105
95
85 01.5
1.41.3
1.21.1
1.00.90.80.70.6
0.50.4
0.30.2
0.1
JUNCTION TEM P E RATURE (°C)
TOTAL POWER DISSIPATION (W)
500mm2
50mm2
0mm2
TJ M AX
07932-081
Figure 94. Junction Temperature vs. Power Dissipation, TA = 85°C
In cases where the board temperature is known, use the thermal
characterization parameter, ΨJB, to estimate the junction temper-
ature rise. Maximum junction temperature (TJ) is calculated
from the board temperature (TB) and power dissipation (PD)
using the formula
TJ = TB + (PD × ΨJB) (5)
The typical ΨJB value for the 10-lead, 3 mm × 3 mm LFCSP is
16.9° C / W.
140
100
120
80
60
40
20 00.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
JUNCTION TEM P E RATURE (°C)
TOTAL POWER DISSIPATION (W)
TB = 25° C
TB = 50° C
TB = 65° C
TB = 85° C
TJ M AX
07932-082
Figure 95. Junction Temperature vs. Power Dissipation
PCB LAYOUT CONSIDERATIONS
Improve heat dissipation from the package by increasing
the amount of copper attached to the pins of the ADP2140.
However, as listed in Table 10, a point of diminishing returns
is eventually reached, beyond which an increase in the copper
size does not yield significant heat dissipation benefits.
Poor layout can affect the ADP2140 buck performance causing
electromagnetic interference (EMI) and electromagnetic compa-
tibility (EMC) performance, ground bounce, and voltage losses;
thus, regulation and stability can be affected. Implement a good
layout using the following rules:
• Place the inductor, input capacitor, and output capacitor
close to the IC using short tracks. These components carry
high switching frequencies and long, large tracks act like
antennas.
• Route the output voltage path away from the inductor and
SW node to minimize noise and magnetic interference.
• Use a ground plane with several vias connected to the
component-side ground to reduce noise interference on
sensitive circuit nodes.
• Use of 0402- or 0603-size capacitors achieves the smallest
possible footprint solution on boards where area is limited.
07932-083
Figure 96. PCB Layout, Top
07932-084
Figure 97. PCB Layout, Bottom
ADP2140 Data Sheet
Rev. A | Page 30 of 32
OUTLINE DIMENSIONS
2.48
2.38
2.23
0.50
0.40
0.30
TOP VIEW
10
1
6
5
0.30
0.25
0.20
BOTTOM VIEW
PIN 1 INDEX
AREA
SEATING
PLANE
0.80
0.75
0.70
1.74
1.64
1.49
0.20 REF
0.05 M AX
0.02 NO M
0.50 BSC
EXPOSED
PAD
3.10
3.00 SQ
2.90
PIN 1
INDICATOR
(R 0.15)
FOR PROPE R CONNECTI ON OF
THE EXPOSED PAD, REFER TO
THE P IN CONF IG URATI ON AND
FUNCTI O N DE S CRI P T I ONS
SECTION OF THIS DATA SHEET.
COPLANARITY
0.08
0
2-27-2012-B
Figure 98. 10-Lead Lead Frame Chip Scale Package [LFCSP_WD]
3 mm × 3 mm Body, Very Very Thin, Dual Lead
(CP-10-9)
Dimensions shown in millimeters
ORDERING GUIDE
Model1
Buck Output
Voltage (V)
LDO Output
Voltage (V) Temperature Range Package Description
Package
Option Branding
ADP2140ACPZ1218R7 1.2 1.8 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LET
ADP2140ACPZ1228R7 1.2 2.8 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LEQ
ADP2140ACPZ1233R7 1.2 3.3 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LER
ADP2140ACPZ1528R7 1.5 2.8 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LES
ADP2140ACPZ1533R7 1.5 3.3 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LEX
ADP2140ACPZ1812R7 1.8 1.2 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LEU
ADP2140ACPZ1815R7 1.8 1.5 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LEY
ADP2140ACPZ1833R7 1.8 3.3 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LEZ
ADP2140ACPZ18812R7 1.875 1.2 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LH8
ADP2140ACPZ2518R7 2.5 1.8 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LGE
ADP2140ACPZ3312R7 3.3 1.2 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LF0
ADP2140ACPZ3315R7 3.3 1.5 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LF1
ADP2140ACPZ3318R7 3.3 1.8 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LF2
ADP2140ACPZ3325R7 3.3 2.5 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LF4
ADP2140ACPZ3328R7 3.3 2.8 −40°C to +125°C 10-Lead LFCSP_WD CP-10-9 LF3
ADP2140CPZ-REDYKIT Evaluation Board
1 Z = RoHS Compliant Part.
Data Sheet ADP2140
Rev. A | Page 31 of 32
NOTES
ADP2140 Data Sheet
Rev. A | Page 32 of 32
NOTES
©2010–2012 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D07932-0-9/12(A)